

# 1.8V 32M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI/DTR



# **Table of Contents**

FEAT	URES	5
GENE	RAL DESCRIPTIONS	5
1.	ORDERING INFORMATION	7
2.	BLOCK DIAGRAM	8
3.	CONNECTION DIAGRAMS	9
4.	SIGNAL DESCRIPTIONS	12
4.1	Chip Select (/CS)	12
4.2	Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)	12
4.3	Write Protect (/WP)	12
4.4	HOLD (/HOLD)	12
4.5	Serial Clock (CLK)	12
4.6	Reset (/RESET)	12
5.	FUNCTIONAL DESCRIPTIONS	13
5.1	SPI / QPI Operations	13
5.2	Write Protection	16
6	STATUS AND CONFIGURATION REGISTERS	17
6.1	Status Registers	17
7	INSTRUCTIONS	24
7.1	Device ID and Instruction Set Tables	24
7.2	Instruction Descriptions	30
7.2.1	Write Enable (06h)	30
7.2.2	Write Enable for Volatile Status Register (50h)	30
7.2.3	Write Disable (04h)	31
7.2.4	Read Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h)	31
7.2.5	Write Status Register-1 (01h), Status Register-2 (31h) & Status Register-3 (11h)	32
7.2.6	Read Data (03h)	35
7.2.7	Fast Read (0Bh)	36
7.2.8	DTR Fast Read (0Dh)	37
7.2.9	Fast Read Dual Output (3Bh)	39
7.2.10	Fast Read Quad Output (6Bh)	40
7.2.11	Fast Read Dual I/O (BBh)	41



7.2.12	DTR Fast Read Dual I/O (BDh)	43
7.2.13	Fast Read Quad I/O (EBh)	45
7.2.14	DTR Fast Read Quad I/O (EDh)	47
7.2.15	Word Read Quad I/O (E7h)	51
7.2.16	Set Burst with Wrap (77h)	53
7.2.17	Page Program (02h)	54
7.2.18	Quad Input Page Program (32h)	56
7.2.19	Sector Erase (20h)	57
7.2.20	32KB Block Erase (52h)	58
7.2.21	64KB Block Erase (D8h)	59
7.2.22	Chip Erase (C7h / 60h)	60
7.2.23	Erase / Program Suspend (75h)	61
7.2.24	Erase / Program Resume (7Ah)	63
7.2.25	Power-down (B9h)	64
7.2.26	Release Power-down / Device ID (ABh)	65
7.2.27	Read Manufacturer / Device ID (90h)	67
7.2.28	Read Manufacturer / Device ID Dual I/O (92h)	68
7.2.29	Read Manufacturer / Device ID Quad I/O (94h)	69
7.2.30	Read Unique ID Number (4Bh)	70
7.2.31	Read JEDEC ID (9Fh)	71
7.2.32	Read SFDP Register (5Ah)	72
7.2.33	Erase Security Registers (44h)	83
7.2.34	Program Security Registers (42h)	83
7.2.35	Read Security Registers (48h)	85
7.2.36	Set Read Parameters (C0h)	85
7.2.37	Burst Read with Wrap (0Ch)	87
7.2.38	DTR Burst Read with Wrap (0Eh)	88
7.2.39	Enter QPI Mode (38h)	89
7.2.40	Exit QPI Mode (FFh)	90
7.2.41	Enable Reset (66h) and Reset Device (99h)	91
8.	ELECTRICAL CHARACTERISTICS	92
8.1	Absolute Maximum Ratings (1)(2)	92
8.2	Operating Ranges	92
8.3	Power-Up Power-Down Timing and Requirements <sup>(1)</sup>	93



8.4	DC Electrical Characteristics	95
8.5	AC Measurement Conditions <sup>(1)</sup>	97
8.6	AC Electrical Characteristics <sup>(5)</sup>	98
8.7	Serial Output Timing	102
8.8	Serial Input Timing	102
8.9	/HOLD Timing	102
8.10	/WP Timing	102
9.	PACKAGE SPECIFICATIONS	
9.1	SOP 150mil 8L (Package Code J)	103
9.2	SOP 208mil 8L (Package Code H)	103
9.3	USON 2x3 8L (Package Code U)	105
9.4	USON 4x3 8L (Package Code U2)	106
9.5	WSON 5x6 8L (Package Code W)	107
9.6	TFBGA 6x8 24ball (Package Code B, 6x4 ball array)	108
9.7	TFBGA 6x8 24ball (Package Code B2, 5x5 ball array)	108
9.8	WLCSP 8ball (Package Code V)	110
Revis	zione Liet	111



#### **FEATURES**

#### • New Family of SpiFlash Memories

- XM25LU32C: 32M-bit / 4M-byte
- Standard SPI: CLK, /CS, DI, DO, /WP, /Hold
- Dual SPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, /WP, /Hold
- Quad SPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>
- QPI: CLK, /CS, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, IO<sub>3</sub>
- SPI/QPI DTR(Double Transfer Rate)Read

#### • Highest Performance Serial Flash

- 133MHz Single, Dual/Quad SPI clocks
- 80MHz DTR clock
- Configurable dummy cycle number for fast read operation
- More than 100,000 erase/program cycles
- More than 20-year data retention
- Burst Read with 8/16/32/64 Byte Wrap

#### • Efficient "Continuous Read" and QPI Mode

- Continuous Read with 8/16/32/64-Byte Wrap
- Quad Peripheral Interface (QPI) reduces instruction overhead
- Allows true XIP (execute in place) operation

#### • High performance program/erase speed

- Page program time: 0.25ms typical
- Sector erase time: 25ms typical
- 32KB Block erase time 60ms typical
- 64KB Block erase time 100ms typical
- Chip erase time: 5 seconds typical

#### • Wide Power Range, Wide Temperature Range

- Full voltage range: 1.65-2.0V
- 8mA maximum active read current
- 15μA maximum deep power down current
- $-40 \,\mathrm{C}$  to  $+105 \,\mathrm{C}$  operating range

#### • Flexible Architecture with 4KB sectors

- Uniform Sector/Block Erase (4K/32K/64K-Byte)
- Program 1 to 256 byte per programmable page
- Erase/Program Suspend & Resume

#### • Advanced Security Features

- Software and Hardware Write-Protect
- Power Supply Lock-Down and OTP protection
- Top/Bottom, Complement array protection
- 128-Bit Unique ID for each device
- Support Serial Flash Discoverable Parameters (SFDP) signature
- 3 sets of OTP lockable 1024 Byte security pages
- Volatile & Non-volatile Status Register Bits

#### • Space Efficient Packaging

- SOP 150mil 8L; SOP 208mil 8L
- USON 2x3 8L: USON 4x3 8L
- WSON 5x6 8LTFBGA 6x8 24ball
- WLCSP
- Contact XMC for KGD and other options

### GENERAL DESCRIPTIONS

The XM25LU32C (32M-bit) Serial Flash memory provides a storage solution for systems with limited space, pins and power. The 25LU series offers flexibility and performance well beyond ordinary Serial Flash devices. They are ideal for code shadowing to RAM, executing code directly from Dual/Quad SPI (XIP) and storing voice, text and data. The device operates on a single 1.65V to 2.0V power supply with current consumption as low as  $0.2\,\mu\text{A}$  for deep power-down. All devices are offered in space- saving packages.

The XM25LU32C array is organized into 16,384 programmable pages of 256-bytes each. Up to 256 bytes can be programmed at a time. Pages can be erased in groups of 16 (4KB sector erase), groups of 128 (32KB block erase), groups of 256 (64KB block erase) or the entire chip (chip erase). The XM25QU32C has 1,024 erasable sectors and 64 erasable blocks respectively. The small 4KB sectors allow for greater flexibility in applications that require data and parameter storage. (See Figure 2.)

The XM25LU32C support the standard Serial Peripheral Interface (SPI), Dual/Quad I/O SPI as well as 2-clocks instruction cycle Quad Peripheral Interface (QPI): Serial Clock, Chip Select, Serial Data I/O0 (DI), I/O1 (DO), I/O2 (/WP), and I/O3 (/HOLD). SPI clock frequencies of up to 133MHz are supported allowing equivalent clock rates of 266MHz for Dual I/O and 532MHz for Quad I/O when using the Fast Read Dual/Quad I/O and QPI instructions. XM25LU32C adds support for DTR (Double Transfer Rate) commands that transfer rates can outperform standard Asynchronous 8 and 16-bit Parallel Flash memories. The Continuous Read Mode allows for efficient memory access with as few as 8-clocks of instruction-overhead to read a 24-bit address, allowing true XIP (execute in place) operation.

A Hold pin, Write Protect pin and programmable write protection, with top or bottom array control, provide further control flexibility. Additionally, the device supports JEDEC standard manufacturer and device ID and SFDP Register, a 128-bit Unique Serial Number and three 1024-bytes Security Registers.



### **Read performance Comparison Table**

### $(STR\ Mode)^{(1)(2)}$

Numbers of Dummy Cycles	Fast Read (MHZ)	Fast Read Dual Output (MHZ)	Fast Read Quad Output (MHZ)	Fast Read Dual I/O (MHZ)	Word Read Quad I/O (MHZ)	Fast Read Quad I/O (MHZ)
4	-	-	-	108*	108*	54
6	-	-	-	-	-	133*
8	133*	133*	133*	133	133	133
10	-	-	-	-	-	133

### (DTR Mode)(1)


Numbers of Dummy Cycles	DTR Fast Read (MHZ)	DTR Fast Read Dual I/O (MHZ)	DTR Fast Read Quad I/O (MHZ)
4	66	66	66
6	80*	80*	66
8	80	80	80*
10	80	80	80

- (1) \* mean default status.
- (2) For EBh command, when 4-bytes address alignment start address from [A1, A0]=(0,0).



#### 1. ORDERING INFORMATION

The ordering part number is formed by a valid combination of the following:



#### Note

- 1: This option code is not included on the part marking.
- 2: If UID needed, please contact XMC sales for special part number.



#### 2. BLOCK DIAGRAM




Figure 1. XM25LU32C Serial Flash Memory Block Diagram



### 3. CONNECTION DIAGRAMS




Figure 2a. 8-pin SOP / VSOP (Package Code J, H, R)





Figure 2b. 8-pad USON & WSON (Package Code U, U2, W)


PIN NO.	PIN NAME	I/O	FUNCTION
1	/CS	I	Chip Select Input
2	DO (IO1)	I/O	Data Output (Data Input Output 1) <sup>(1)</sup>
3	/WP (IO2)	I/O	Write Protect Input ( Data Input Output 2)(2)
4	GND		Ground
5	DI (IO0)	I/O	Data Input (Data Input Output 0)(1)
6	CLK	I	Serial Clock Input
7	/HOLD or /RESET (IO3)	I/O	Hold or Reset Input (Data Input Output 3) (2)
8	VCC		Power Supply

- 1. IO0 and IO1 are used for Standard and Dual SPI instructions
- $2.\ IOO-IO3\ are\ used\ for\ Quad\ SPI\ instructions, /WP\ \&\ /HOLD\ (or\ /RESET)\ functions\ are\ only\ available\ for\ Standard/Dual\ SPI.$





Top View, Balls Facing Down



24-ball TFBGA, 4x6 Ball Array

24-ball TFBGA, 5x5 Ball Array

Figure 2c. 24-ball TFBGA 8x6-mm, 6x4 and 5x5 (Package Code B, B2)

BALL NO.	PIN NAME	I/O	FUNCTION	
B2	CLK	I	Serial Clock Input	
В3	GND		Ground	
B4	VCC		Power Supply	
C2	/CS	I	Chip Select Input	
C4	/WP (IO2)	I/O	Write Protect Input (Data Input Output 2)(2)	
D2	DO (IO1)	I/O	Data Output (Data Input Output 1) <sup>(1)</sup>	
D3	DI (IO0)	I/O	Data Input (Data Input Output 0) <sup>(1)</sup>	
D4	/HOLD or /RESET (IO3)	I/O	Hold or Reset Input (Data Input Output 3)(2)	
Multiple	NC		No Connect	

- 1. IO0 and IO1 are used for Standard and Dual SPI instructions
- 2. IO0 IO3 are used for Quad SPI instructions, /WP & /HOLD (or /RESET) functions are only available for Standard/Dual SPI.






Figure 2d. WLCSP 8ball (Package Code V)

BALL NO.	PIN NAME	I/O	FUNCTION
A2	/CS	I	Chip Select Input
B2	DO (IO1)	I/O	Data Output (Data Input Output 1) <sup>(1)</sup>
C2	/WP (IO2)	I/O	Write Protect Input (Data Input Output 2)(2)
D2	GND		Ground
D1	DI (IO0)	I/O	Data Input (Data Input Output 0)(1)
C1	CLK	I	Serial Clock Input
B1	/HOLD or /RESET (IO3)	I/O	Hold or Reset Input (Data Input Output 3)(2)
A1	VCC		Power Supply

- 1. IO0 and IO1 are used for Standard and Dual SPI instructions
- $2.\ IOO-IO3\ are\ used\ for\ Quad\ SPI\ instructions, /WP\ \&\ /HOLD\ (or\ /RESET)\ functions\ are\ only\ available\ for\ Standard/Dual\ SPI$



#### 4. SIGNAL DESCRIPTIONS

#### 4.1 Chip Select (/CS)

The SPI Chip Select (/CS) pin enables and disables device operation. When /CS is high the device is deselected and the Serial Data Output (DO, or IO0, IO1, IO2, IO3) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or write status register cycle is in progress. When /CS is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, /CS must transition from high to low before a new instruction will be accepted. The /CS input must track the VCC supply level at power-up and power-down (see "Write Protection" and Figure 50). If needed a pull-up resister on the /CS pin can be used to accomplish this.

#### 4.2 Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3)

The XM25LU32C supports standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge of CLK.

Dual and Quad SPI instructions use the bidirectional IO pins to serially write instructions, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set. When QE=1, the /WP pin becomes IO2 and /HOLD pin becomes IO3.

#### **4.3** Write Protect (/WP)

The Write Protect (/WP) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (CMP, SEC, TB, BP2, BP1 and BP0) bits and Status Register Protect (SRP) bits, a portion as small as a 4KB sector or the entire memory array can be hardware protected. The /WP pin is active low. When the QE bit of Status Register-2 is set for Quad I/O, the /WP pin function is not available since this pin is used for IO2. See Figure 1a-c for the pin configuration of Quad I/O operation.

#### **4.4 HOLD** (/**HOLD**)

The /HOLD pin allows the device to be paused while it is actively selected. When /HOLD is brought low, while /CS is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). When /HOLD is brought high, device operation can resume. The /HOLD function can be useful when multiple devices are sharing the same SPI signals. The /HOLD pin is active low. When the QE bit of Status Register-2 is set for Quad I/O, the /HOLD pin function is not available since this pin is used for IO3. See Figure 1a-c for the pin configuration of Quad I/O operation.

### 4.5 Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Operations")

#### 4.6 Reset (/RESET)

The /RESET pin allows the device to be reset by the controller. For 8-pin packages, when QE=0, the IO3 pin can be configured either as a /HOLD pin or as a /RESET pin depending on Status Register setting. When QE=1, the /HOLD or /RESET function is not available for 8-pin configuration.



#### **FUNCTIONAL DESCRIPTIONS**

#### **SPI / QPI Operations** 5.1




Figure 3. XM25LU32C Serial Flash Memory Operation Diagram

#### **5.1.1** Standard SPI Instructions

The XM25LU32C is accessed through an SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (/CS), Serial Data Input (DI) and Serial Data Output (DO). Standard SPI instructions use the DI input pin to serially write instructions, addresses or data to the device on the rising edge of CLK. The DO output pin is used to read data or status from the device on the falling edge of CLK.

SPI bus operation Mode 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3 concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0, the CLK signal is normally low on the falling and rising edges of /CS. For Mode 3, the CLK signal is normally high on the falling and rising edges of /CS.

#### **5.1.2** Dual SPI Instructions

The XM25LU32C supports Dual SPI operation when using instructions such as "Fast Read Dual Output (3Bh)" and "Fast Read Dual I/O (BBh)". These instructions allow data to be transferred to or from the device at two to three times the rate of ordinary Serial Flash devices. The Dual SPI Read instructions are ideal for quickly downloading code to RAM upon power-up (code-shadowing) or for executing non-speed-critical code directly from the SPI bus (XIP). When using Dual SPI instructions, the DI and DO pins become bidirectional I/O pins: IO0 and IO1.



#### **5.1.3** Quad SPI Instructions

The XM25LU32C supports Quad SPI operation when using instructions such as "Fast Read Quad Output (6Bh)", "Fast Read Quad I/O (EBh)", and "Word Read Quad I/O (E7h)". These instructions allow data to be transferred to or from the device four to six times the rate of ordinary Serial Flash. The Quad Read instructions offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or execution directly from the SPI bus (XIP). When using Quad SPI instructions the DI and DO pins become bidirectional IO0 and IO1, and the /WP and /HOLD pins become IO2 and IO3 respectively. Quad SPI instructions require the non-volatile Quad Enable bit (QE) in Status Register-2 to be set.

#### **5.1.4** SPI / QPI DTR Read Instructions

To effectively improve the read operation throughput without increasing the serial clock frequency, XM25LU32C introduces multiple DTR (Double Transfer Rate) Read instructions that support Standard/Dual/Quad SPI and QPI modes. The byte-long instruction code is still latched into the device on the rising edge of the serial clock similar to all other SPI/QPI instructions. Once a DTR instruction code is accepted by the device, the address input and data output will be latched on both rising and falling edges of the serial clock.

#### **5.1.5 QPI Instructions**

The XM25LU32C supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enter QPI (38h)" instruction. The typical SPI protocol requires that the byte-long instruction code being shifted into the device only via DI pin in eight serial clocks. The QPI mode utilizes all four IO pins to input the instruction code, thus only two serial clocks are required. This can significantly reduce the SPI instruction overhead and improve system performance in an XIP environment. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given time. "Enter QPI (38h)" and "Exit QPI (FFh)" instructions are used to switch between these two modes. Upon power-up or after a software reset using "Reset (99h)" instruction, the default state of the device is Standard/Dual/Quad SPI mode. To enable QPI mode, the non-volatile Quad Enable bit (QE) in Status Register-2 is required to be set. When using QPI instructions, the DI and DO pins become bidirectional IO0 and IO1, and the /WP and /HOLD pins become IO2 and IO3 respectively. See Figure 3 for the device operation modes.

#### **5.1.6 Hold Function**

For Standard SPI and Dual SPI operations, the /HOLD signal allows the XM25LU32C operation to be paused while it is actively selected (when /CS is low). The /HOLD function may be useful in cases where the SPI data and clock signals are shared with other devices. For example, consider if the page buffer was only partially written when a priority interrupt requires use of the SPI bus. In this case the /HOLD function can save the state of the instruction and the data in the buffer so programming can resume where it left off once the bus is available again. The /HOLD function is only available for standard SPI and Dual SPI operation, not during Quad SPI or QPI. The Quad Enable Bit QE in Status Register-2 is used to determine if the pin is used as /HOLD pin or data I/O pin. When QE=0 (factory default), the pin is /HOLD, when OE=1, the pin will become an I/O pin, /HOLD function is no longer available.

To initiate a /HOLD condition, the device must be selected with /CS low. A /HOLD condition will activate on the falling edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the /HOLD condition will activate after the next falling edge of CLK. The /HOLD condition will terminate on the rising edge of the /HOLD signal if the CLK signal is already low. If the CLK is not already low the /HOLD condition will terminate after the next falling edge of CLK. During a /HOLD condition, the Serial Data Output (DO) is high impedance, and Serial Data Input (DI) and Serial Clock (CLK) are ignored. The Chip Select (/CS) signal should be kept active (low) for the full duration of the /HOLD operation to avoid resetting the internal logic state of the device.

#### 5.1.7 Software Reset & Hardware /RESET pin

The XM25LU32C can be reset to the initial power-on state by a software Reset sequence, either in SPI mode or QPI mode. This sequence must include two consecutive commands: Enable Reset (66h) & Reset (99h). If the command



sequence is successfully accepted, the device will take approximately 28uS (tsR) to reset. No command will be accepted during the resetperiod.

For the WSON-8 and TFBGA package types, XM25LU32C can also be configured to utilize a hardware /RESET pin. The HOLD/RST bit in the Status Register-3 is the configuration bit for /HOLD pin function or RESET pin function. When HOLD/RST=0 (factory default), the pin acts as a /HOLD pin as described above; when HOLD/RST=1, the pin acts as a /RESET pin. Drive the /RESET pin low for a minimum period of ~1us (tRESET\*) will reset the device to its initial power-on state. Any on-going Program/Erase operation will be interrupted and data corruption may happen. While /RESET is low, the device will not accept any command input.

If QE bit is set to 1, the /HOLD or /RESET function will be disabled, the pin will become one of the four data I/O pins.

Hardware /RESET pin has the highest priority among all the input signals. Drive /RESET low for a minimum period of ~1us (tRESET\*) will interrupt any on-going external/internal operations, regardless the status of other SPI signals (/CS, CLK, IOs, /WP and/or /HOLD).

#### Note:

1. While a faster /RESET pulse (as short as a few hundred nanoseconds) will often reset the device, a 1us minimum is recommended to ensure reliable operation.



#### 5.2 Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern, the XM25LU32C provides several means to protect the data from inadvertent writes.

#### **5.2.1** Write Protect Features

- Device resets when VCC is below threshold
- Time delay write disable after Power-up
- Write enable/disable instructions and automatic write disable after erase or program
- Software and Hardware (/WP pin) write protection using Status Registers
- Write Protection using Power-down instruction
- Lock Down write protection for Status Register until the next power-up
- One Time Program (OTP) write protection for array and Security Registers using Status Register\*
  - \* Note: This feature is available upon special order. Please contact XMC for details.

Upon power-up or at power-down, the XM25LU32C will maintain a reset condition while VCC is below the threshold value of VwI, (See Power-up Timing and Voltage Levels and Figure 43). While reset, all operations are disabled and no instructions are recognized. During power-up and after the VCC voltage exceeds VwI, all program and erase related instructions are further disabled for a time delay of tPU. This includes the Write Enable, Page Program, Sector Erase, Block Erase, Chip Erase and the Write Status Register instructions. Note that the chip select pin (/CS) must track the VCC supply level at power-up until the VCC-min level and tvSL time delay is reached, and it must also track the VCC supply level at power-down to prevent adverse command sequence. If needed a pull-up resister on /CS can be used to accomplish this.

After power-up the device is automatically placed in a write-disabled state with the Status Register Write Enable Latch (WEL) set to a 0. A Write Enable instruction must be issued before a Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction will be accepted. After completing a program, erase or write instruction the Write Enable Latch (WEL) is automatically cleared to a write-disabled state of 0.

Software controlled write protection is facilitated using the Write Status Register instruction and setting the Status Register Protect (SRP0, SRP1) and Block Protect (CMP, SEC, TB, BP[2:0]) bits. These settings allow a portion or the entire memory array to be configured as read only. Used in conjunction with the Write Protect (/WP) pin, changes to the Status Register can be enabled or disabled under hardware control. See Status Register section for further information. Additionally, the Power-down instruction offers an extra level of write protection as all instructions are ignored except for the Release Power-down instruction.



#### 6 STATUS AND CONFIGURATION REGISTERS

Three Status and Configuration Registers are provided for XM25LU32C. The Read Status Register- 1/2/3 instructions can be used to provide status on the availability of the flash memory array, whether the device is write enabled or disabled, the state of write protection, Quad SPI setting, Security Register lock status, Erase/Program Suspend status, output driver strength. The Write Status Register instruction can be used to configure the device write protection features, Quad SPI setting, Security Register OTP locks, Hold/Reset functions, output driver strength. Write access to the Status Register is controlled by the state of the non-volatile Status Register Protect bits (SRP0, SRP1), the Write Enable instruction, and during Standard/Dual SPI operations, the /WP pin.

#### 6.1 Status Registers




Figure 4a. Status Register-1

#### **6.1.1** Erase/Write In Progress (BUSY) – Status Only

BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register or Erase/Program Security Register instruction. During this time the device will ignore further instructions except for the Read Status Register and Erase/Program Suspend instruction (see tw, tpp, tse, tbe, and tce in AC Characteristics). When the program, erase or write status/security register instruction has completed, the BUSY bit will be cleared to a 0 state indicating the device is ready for further instructions.

#### **6.1.2** Write Enable Latch (WEL) – Status Only

Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to 1 after executing a Write Enable Instruction. The WEL status bit is cleared to 0 when the device is write disabled. A write disable state occurs upon power-up or after any of the following instructions: Write Disable, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Erase Security Register and Program Security Register.

### 6.1.3 Block Protect Bits (BP2, BP1, BP0) – Volatile/Non-Volatile Writable

The Block Protect Bits (BP2, BP1, BP0) are non-volatile read/write bits in the status register (S4, S3, and S2) that provide Write Protection control and status. Block Protect bits can be set using the Write Status Register Instruction (see tW in AC characteristics). All, none or a portion of the memory array can be protected from Program and Erase instructions (see Status Register Memory Protection table). The factory default setting for the Block Protection Bits is 0, none of the array protected.



#### **6.1.4** Top/Bottom Block Protect (TB) – *Volatile/Non-Volatile Writable*

The non-volatile Top/Bottom bit (TB) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The factory default setting is TB=0. The TB bit can be set with the Write Status Register Instruction depending on the state of the SRP0, SRP1 and WEL bits.

#### **6.1.5** Sector/Block Protect Bit (SEC) – Volatile/Non-Volatile Writable

The non-volatile Sector/Block Protect bit (SEC) controls if the Block Protect Bits (BP2, BP1, BP0) protect either 4KB Sectors (SEC=1) or 64KB Blocks (SEC=0) in the Top (TB=0) or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The default setting is SEC=0.

### **6.1.6** Complement Protect (CMP) – Volatile/Non-Volatile Writable

The Complement Protect bit (CMP) is a non-volatile read/write bit in the status register (S14). It is used in conjunction with SEC, TB, BP2, BP1 and BP0 bits to provide more flexibility for the array protection. Once CMP is set to 1, previous array protection set by SEC, TB, BP2, BP1 and BP0 will be reversed. For instance, when CMP=0, a top 64KB block can be protected while the rest of the array is not; when CMP=1, the top 64KB block will become unprotected while the rest of the array become read-only. Please refer to the Status Register Memory Protection table for details. The default setting is CMP=0.

#### 6.1.7 Status Register Protect (SRP1, SRP0) – Volatile/Non-Volatile Writable

The Status Register Protect bits (SRP1 and SRP0) are non-volatile read/write bits in the status register (S8 and S7). The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable (OTP) protection.

SRP1	SRP0	/WP	Status Register	Description
0	0	X	Software Protection	/WP pin has no control. The Status register canbe written to after a Write Enable instruction, WEL=1. [Factory Default]
0	1	0	Hardware Protected	When /WP pin is low the Status Register lockedand cannot be written to.
0	1	1	Hardware Unprotected	When /WP pin is high the Status register isunlocked and can be written to after a Write Enableinstruction, WEL=1.
1	0	X	Power Supply Lock-Down	Status Register is protected and cannot be writtento again until the next power-down, power-up cycle. (1)
1	1	X	One Time Program <sup>(2)</sup>	Status Register is permanently protected and cannotbe written to.

- 1. When SRP1, SRP0 = (1, 0), a power-down, power-up cycle will change SRP1, SRP0 to (0, 0) state.
- 2. This feature is available upon special order. Please contact XMC for details.






Figure 4b. Status Register-2

### **6.1.8** Erase/Program Suspend Status (SUS) – Status Only

The Suspend Status bit is a read only bit in the status register (S15) that is set to 1 after executing a Erase/Program Suspend (75h) instruction. The SUS status bit is cleared to 0 by Erase/Program Resume (7Ah) instruction as well as a power-down, power-up cycle.

#### 6.1.9 Security Register Lock Bits (LB3, LB2, LB1) – Volatile/Non-Volatile OTP Writable

The Security Register Lock Bits (LB3, LB2, LB1) are non-volatile One Time Program (OTP) bits in Status Register (S13, S12, S11) that provide the write protect control and status to the Security Registers. The default state of LB3-1 is 0, Security Registers are unlocked. LB3-1 can be set to 1 individually using the Write Status Register instruction. LB3-1 are One Time Programmable (OTP), once it's set to 1, the corresponding 1024-Byte Security Register will become read-only permanently.

#### 6.1.10 Quad Enable (QE) – Volatile/Non-Volatile Writable

The Quad Enable (QE) bit is a non-volatile read/write bit in the status register (S9) that allows Quad SPI and QPI operation. When the QE bit is set to a 0 state (factory default for part number with ordering options "IG", "IP" and "IF"), the /WP pin and /HOLD are enabled. When the QE bit is set to a 1(factory default for Quad Enabled part numbers with ordering option "IQ"), the Quad IO2 and IO3 pins are enabled, and /WP and /HOLD functions are disabled.

QE bit is required to be set to a 1 before issuing an "Enter QPI (38h)" to switch the device from Standard/Dual/Quad SPI to QPI, otherwise the command will be ignored. When the device is in QPI mode, QE bit will remain to be 1. A "Write Status Register" command in QPI mode cannot change QE bit from a "1" to a "0".

WARNING: If the /WP or /HOLD pins are tied directly to the power supply or ground during standard SPI or Dual SPI operation, the QE bit should never be set to a 1.






Figure 4c. Status Register-3

### **6.1.11** Output Driver Strength (DRV1, DRV0) – Volatile/Non-Volatile Writable

The DRV1 & DRV0 bits are used to determine the output driver strength for the Read operations.

DRV1, DRV0	Driver Strength
0, 0	100%
0, 1	75% (default)
1,0	50%
1, 1	25%

#### 6.1.12 /HOLD or /RESET Pin Function (HOLD/RST) – Volatile/Non-Volatile Writable

The HOLD/RST bit is used to determine whether /HOLD or /RESET function should be implemented on the hardware pin for 8-pin packages. When HOLD/RST=0 (factory default), the pin acts as /HOLD; when HOLD/RST=1, the pin acts as /RESET. However, /HOLD or /RESET functions are only available when QE=0. If QE is set to 1, the /HOLD and /RESET functions are disabled, the pin acts as a dedicated data I/O pin.

#### **6.1.13** Dummy Cycle Bits

The Dummy Cycle Bits(DC1&DC0) are used to determine the Max Frequency for the Read operations.

#### (STR Mode)

DC[1:0]	Numbers of Dummy clock cycles	Fast Read	Fast Read Dual Output	Fast Read Quad Output
00(Default)	8	133MHz	133MHz	133MHz
01	8	133MHz	133MHz	133MHz
10	8	133MHz	133MHz	133MHz
11	8	133MHz	133MHz	133MHz



DC[1:0]	Numbers of Dummy clock cycles	Fast Read Dual I/O	Word Read Quad I/O
00(Default)	4	108MHz	108MHz
01	8	133MHz	133MHz
10	4	108MHz	108MHz
11	8	133MHz	133MHz

DC[1:0]	Numbers of Dummy clock cycles	Fast Read Quad I/O
00(Default)	6	133MHz <sup>(1)</sup>
01	4	54MHz
10	8	133MHz
11	10	133MHz

Note1: For EBh command, when 4-bytes address alignment start address from [A1,A0]=(0,0).

#### (DTR Mode)

,,			
DC[1:0]	Numbers of Dummy clock cycles	DTR Fast Read	DTR Fast Read Dual I/O
00(Default)	6	80MHz	80MHz
01	4	66MHz	66MHz
10	8	80MHz	80MHz
11	10	80MHz	80MHz

DC[1:0]	Numbers of Dummy clock cycles	DTR Fast Read Quad I/O
00(Default)	8	80MHz
01	4	66MHz
10	6	66MHz
11	10	80MHz

#### 6.1.14 Reserved Bits - Non Functional

There are a few reserved Status Register bits that may be read out as a "0" or "1". It is recommended to ignore the values of those bits. During a "Write Status Register" instruction, the Reserved Bits can be written as "0", but there will not be any effects.



### XM25LU32C Status Register Memory Protection (CMP = 0)

	STATU	JS REGI	STER <sup>(1)</sup>		XI	M25LU32C (32M-BIT) MEN	MORY PROTECTI	(ON <sup>(3)</sup>
SEC	ТВ	BP2	BP1	BP0	PROTECTED BLOCK(S)	PROTECTED ADDRESSES	PROTECTED DENSITY	PROTECTED PORTION <sup>(2)</sup>
X	X	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	63	3F0000h – 3FFFFFh	64KB	Upper 1/64
0	0	0	1	0	62 thru 63	3E0000h – 3FFFFFh	128KB	Upper 1/32
0	0	0	1	1	60 thru 63	3C0000h – 3FFFFFh	256KB	Upper 1/16
0	0	1	0	0	56 thru 63	380000h – 3FFFFFh	512KB	Upper 1/8
0	0	1	0	1	48 thru 63	300000h - 3FFFFFh	1MB	Upper 1/4
0	0	1	1	0	32 thru 63	200000h - 3FFFFFh	2MB	Upper 1/2
0	1	0	0	1	0	000000h - 00FFFFh	64KB	Lower 1/64
0	1	0	1	0	0 thru 1	000000h - 01FFFFh	128KB	Lower 1/32
0	1	0	1	1	0 thru 3	000000h - 03FFFFh	256KB	Lower 1/16
0	1	1	0	0	0 thru 7	000000h - 07FFFFh	512KB	Lower 1/8
0	1	1	0	1	0 thru 15	000000h – 0FFFFFh	1MB	Lower 1/4
0	1	1	1	0	0 thru 31	000000h – 1FFFFFh	2MB	Lower 1/2
X	X	1	1	1	0 thru 63	000000h - 3FFFFFh	4MB	ALL
1	0	0	0	1	63	3FF000h – 3FFFFFh	4KB	U - 1/1024
1	0	0	1	0	63	3FE000h – 3FFFFFh	8KB	U - 1/512
1	0	0	1	1	63	3FC000h – 3FFFFFh	16KB	U - 1/256
1	0	1	0	X	63	3F8000h – 3FFFFFh	32KB	U - 1/128
1	0	1	1	0	63	3F8000h - 3FFFFFh	32KB	U - 1/128
1	1	0	0	1	0	000000h - 000FFFh	4KB	L - 1/1024
1	1	0	1	0	0	000000h – 001FFFh	8KB	L - 1/512
1	1	0	1	1	0	000000h - 003FFFh	16KB	L - 1/256
1	1	1	0	X	0	000000h – 007FFFh	32KB	L - 1/128
1	1	1	1	0	0	000000h – 007FFFh	32KB	L - 1/128

<sup>1.</sup> X = don't care;

**<sup>2.</sup>** L = Lower; U = Upper;

<sup>3.</sup> If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored;



### XM25LU32C Status Register Memory Protection (CMP = 1)

	STA	ATUS R	EGISTE	CR <sup>(1)</sup>		XM25LU32C (32M-BIT) N	MEMORY PROTE	CTION <sup>(3)</sup>
SEC	ТВ	BP2	BP1	BP0	PROTECTED BLOCK(S)	PROTECTED ADDRESSES	PROTECTED DENSITY	PROTECTED PORTION <sup>(2)</sup>
X	X	0	0	0	0 thru 63	000000h - 3FFFFFh	4MB	ALL
0	0	0	0	1	0 thru 62	000000h - 3EFFFFh	4,032KB	Lower 63/64
0	0	0	1	0	0 thru 61	000000h – 3DFFFFh	3,968KB	Lower 31/32
0	0	0	1	1	0 thru 59	000000h - 3BFFFFh	3,840KB	Lower 15/16
0	0	1	0	0	0 thru 55	000000h - 37FFFFh	3,584KB	Lower 7/8
0	0	1	0	1	0 thru 47	000000h – 2FFFFFh	3MB	Lower 3/4
0	0	1	1	0	0 thru 31	000000h – 1FFFFFh	2MB	Lower 1/2
0	1	0	0	1	1 thru 63	010000h – 3FFFFFh	4,032KB	Upper 63/64
0	1	0	1	0	2 thru 63	020000h – 3FFFFFh	3,968KB	Upper 31/32
0	1	0	1	1	4 thru 63	040000h – 3FFFFFh	3,840KB	Upper 15/16
0	1	1	0	0	8 thru 63	080000h – 3FFFFFh	3,584KB	Upper 7/8
0	1	1	0	1	16 thru 63	100000h – 3FFFFFh	3MB	Upper 3/4
0	1	1	1	0	32 thru 63	200000h – 3FFFFFh	2MB	Upper 1/2
X	X	1	1	1	NONE	NONE	NONE	NONE
1	0	0	0	1	0 thru 63	000000h - 3FEFFFh	4,092KB	L - 1023/1024
1	0	0	1	0	0 thru 63	000000h – 3FDFFFh	4,088KB	L - 511/512
1	0	0	1	1	0 thru 63	000000h – 3FBFFFh	4,080KB	L - 255/256
1	0	1	0	X	0 thru 63	000000h – 3F7FFFh	4,064KB	L - 127/128
1	0	1	1	0	0 thru 63	000000h - 3F7FFFh	4,064KB	L - 127/128
1	1	0	0	1	0 thru 63	001000h – 3FFFFFh	4,092KB	U - 1023/1024
1	1	0	1	0	0 thru 63	002000h – 3FFFFFh	4,088KB	U - 511/512
1	1	0	1	1	0 thru 63	004000h – 3FFFFFh	4,080KB	U - 255/256
1	1	1	0	X	0 thru 63	008000h – 3FFFFFh	4,064KB	U - 127/128
1	1	1	1	0	0 thru 63	008000h – 3FFFFFh	4,064KB	U - 127/128

- 1. X = don't care;
- 2. L = Lower; U = Upper;
- 3. If any Erase or Program command specifies a memory region that contains protected data portion, this command will be ignored;



#### 7 INSTRUCTIONS

The Standard/Dual/Quad SPI instruction set of the XM25LU32C consists of 41 basic instructions that are fully controlled through the SPI bus (see Instruction Set Table1-2). Instructions are initiated with the falling edge of Chip Select (/CS). The first byte of data clocked into the DI input provides the instruction code. Data on the DI input is sampled on the rising edge of clock with most significant bit (MSB) first.

The QPI instruction set of the XM25LU32C consists of 27 basic instructions that are fully controlled through the SPI bus (see Instruction Set Table 3). Instructions are initiated with the falling edge of Chip Select (/CS). The first byte of data clocked through IO[3:0] pins provides the instruction code. Data on all four IO pins are sampled on the rising edge of clock with most significant bit (MSB) first. All QPI instructions, addresses, data and dummy bytes are using all four IO pins to transfer every byte of data with every two serial clocks (CLK).

Instructions vary in length from a single byte to several bytes and may be followed by address bytes, data bytes, dummy bytes (don't care), and in some cases, a combination. Instructions are completed with the rising edge of edge /CS. Clock relative timing diagrams for each instruction are included in Figures 5 through 57. All read instructions can be completed after any clocked bit. However, all instructions that Write, Program or Erase must complete on a byte boundary (/CS driven high after a full 8-bits have been clocked) otherwise the instruction will be ignored. This feature further protects the device from inadvertent writes. Additionally, while the memory is being programmed or erased, or when the Status Register is being written, all instructions except for Read Status Register will be ignored until the program or erase cycle has completed.

#### 7.1 Device ID and Instruction Set Tables

#### **7.1.1** Manufacturer and Device Identification

MANUFACTURER ID	(MF7 - MF0)	YM?			
XMC Serial Flash	20h	<b>/</b> ⊕ I <b>/</b>			
Device ID	(ID7 - ID0)	(ID15 - ID0)			
Instruction	ABh, 90h, 92h, 94h	9Fh			
XM25LU32C	15h	5016h			



### **7.1.2** Instruction Set Table 1 (Standard/Dual/Quad SPI Instructions)<sup>(1)</sup>

Data InputOutput	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Clock Number	(0-7)	(8 – 15)	(16 – 23)	(24 – 31)	(32 – 39)	(40 – 47)	(48 – 55)
Write Enable	06h						
Volatile SR Write Enable	50h						
Write Disable	04h						
Read Status Register-1	05h	(S7-S0) <sup>(2)</sup>					
Write Status Register-1 <sup>(4)</sup>	01h	(S7-S0) <sup>(4)</sup>					
Read Status Register-2	35h	(S15-S8) <sup>(2)</sup>					
Write Status Register-2	31h	(S15-S8)					
Read Status Register-3	15h	(S23-S16) <sup>(2)</sup>					
Write Status Register-3	11h	(S23-S16)					
Chip Erase	C7h/60h						
Erase / Program Suspend	75h						
Erase / Program Resume	7Ah						
Power-down	B9h						
Release Power-down / ID	ABh	Dummy	Dummy	Dummy	(ID7-ID0) <sup>(2)</sup>		
Manufacturer/Device ID	90h	Dummy	Dummy	00h	(MF7-MF0)	(ID7-ID0)	
JEDEC ID	9Fh	(MF7-MF0)	(ID15-ID8)	(ID7-ID0)			
Enter QPI Mode	38h						
Enable Reset	66h						
Reset Device	99h						



### **7.1.3** Instruction Set Table 2 (Standard/Dual/Quad SPI Instructions)<sup>(1)</sup>

Data InputOutput	Byte 1	Byte	2		Byte 3	3		Ву	te 4		Byte 5	;		Byte 6
Clock Number	(0-7)	(8-1	5)		(16 – 2.	3)	(2	(24 – 31)		(	32 – 39	<b>9</b> )	(	40 – 47)
Read Unique ID	4Bh	Dumr	ny		Dummy		Dummy		Dummy		(UII	D127-UID0)		
Page Program	02h	A23-A16			A15-A	8		A7-	-A0		D7-D(	)	I	D7-D0 <sup>(3)</sup>
Quad Input Page	32h	A23-A	.16		A15-A	8		A7-	-A0	D7	7-D0, .	(9)	D7	7-D0, <sup>(3)</sup>
Sector Erase (4KB)	20h	A23-A	.16		A15-A	8		A7-	-A0					
Block Erase (32KB)	52h	A23-A	.16		A15-A	8		A7-	-A0					
Block Erase (64KB)	D8h	A23-A	.16		A15-A	8		A7-	-A0					
Read Data	03h	A23-A	.16		A15-A	8		A7-	-A0	(	D7-D0	))		
Fast Read	0Bh	A23-A	.16		A15-A	8		A7-	-A0	I	Dumm	y*	(	(D7-D0)
Fast Read Dual Output	3Bh	A23-A	.16		A15-A	8		A7-	-A0	I	Dumm	y*	(D7	7-D0,) <sup>(7)</sup>
Fast Read Quad Output	6Bh	A23-A	.16		A15-A	8		A7-	-A0	Dummy*		(D7	7-D0,) <sup>(9)</sup>	
Read SFDP Register	5Ah	A23-A	.16		A15-A8			A7-A0		Dummy		(	(D7-D0)	
Erase Security Register <sup>(5)</sup>	44h	A23-A	.16		A15-A8			A7-	-A0					
Program Security Register <sup>(5)</sup>	42h	A23-A	.16		A15-A	8 A7-A0		D7-D0		)	I	D7-D0 <sup>(3)</sup>		
Read SecurityRegister <sup>(5)</sup>	48h	A23-A	.16		A15-A	8	A7-A0		-A0	Dummy		(	(D7-D0)	
Data InputOutput	Byte 1	Byte 2		В	yte 3	В	yte 4	4 Byte		Byte		Byte 6		Byte 7
Clock Number	(0 - 7)	(8-11)		(12	-15)	(16	-19)		(20 – 2	23)		(24 – 27)	)	(28 – 31)
Fast Read Dual I/O	BBh	A23-A16		A1	5-A8	A	7-A0		Dumn	ny*		(D7-D0)	)	
Mftr./Device ID DualI/O	92h	A23-A16		A1	5-A8	A	7-A0		Dumr	ny	(	MF7-MF	(0)	(ID7-ID0)
Data InputOutput	Byte 1	Byte 2	Byte	e 3	Byte 4	В	yte 5		Byte 6	Byte	7	Byte	8	Byte 9
Clock Number	(0-7)	(8, 9)	(10,	0, 11) (12, 13)		(14	4, 15)		(16, 17)	(18,1	9)	(20, 2	21)	(22, 23)
Set Burst with Wrap	77h	Dummy	Dum	nmy Dummy		W	8-W0							
Fast Read Quad I/O	EBh	A23-A16	A15-	A8	A8 A7-A0		7-M0		Dummy*	Dumn	ny*	(D7-I	00)	(D7-D0)
Word Read Quad I/O(12)	E7h	A23-A16	A15-	A8	A7-A0	M	7-M0		Dummy	(D7-D0)		(D7-I	00)	(D7-D0)
Mftr./Device ID Quad	94h	A23-A16	A15-	A8	A7-A0	M	7-M0		Dummy	Dumi	ny	(MF7-	-MF0)	(ID7-ID0)



# **7.1.4** Instruction Set Table 3 (QPI Instructions) $^{(14)}$

Data InputOutput	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6
Clock Number	(0, 1)	(2, 3)	(4,5) (6,7)		(8, 9)	(10, 11)
Write Enable	06h					
Volatile SR Write Enable	50h					
Write Disable	04h					
Read Status Register-1	05h	(S7-S0) <sup>(2)</sup>				
Write Status Register-1 <sup>(4)</sup>	01h	(S7-S0) <sup>(4)</sup>				
Read Status Register-2	35h	(S15-S8) <sup>(2)</sup>				
Write Status Register-2	31h	(S15-S8)				
Read Status Register-3	15h	(S23-S16) <sup>(2)</sup>				
Write Status Register-3	11h	(S23-S16)				
Chip Erase	C7h/60h					
Erase / Program Suspend	75h					
Erase / Program Resume	7Ah					
Power-down	B9h					
Set Read Parameters	C0h	P7-P0				
Release Powerdown /ID	ABh	Dummy	Dummy	Dummy	(ID7-ID0) <sup>(2)</sup>	
Manufacturer/DeviceID	90h	Dummy	Dummy	00h	(MF7-MF0)	(ID7-ID0)
JEDEC ID	9Fh	(MF7-MF0)	(ID15-ID8)	(ID7-ID0)		
Exit QPI Mode	FFh					
Enable Reset	66h					
Reset Device	99h					
Page Program	02h	A23-A16	A15-A8	A7-A0	D7-D0 <sup>(9)</sup>	D7-D0 <sup>(3)</sup>
Sector Erase (4KB)	20h	A23-A16	A15-A8	A7-A0		
Block Erase (32KB)	52h	A23-A16	A15-A8	A7-A0		
Block Erase (64KB)	D8h	A23-A16	A15-A8	A7-A0		
Fast Read	0Bh	A23-A16	A15-A8	A7-A0	Dummy <sup>(13)</sup>	(D7-D0)
Burst Read with Wrap <sup>(14)</sup>	0Ch	A23-A16	A15-A8	A7-A0	Dummy <sup>(13)</sup>	(D7-D0)
Fast Read Quad I/O	EBh	A23-A16	A15-A8	A7-A0	M7-M0 <sup>(13)</sup>	(D7-D0)



# 7.1.5 Instruction Set Table 4 (DTR with SPI Instructions)<sup>(16)</sup>

Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Number of Clock(1-1-1)	8	4	4	4	-	4	4
DTR Fast Read	0Dh	A23-A16	A15-A8	A7-A0	Dummy	(D7-D0)	•••
Number of Clock(1-2-2)	8	2	2	2	-	2	2
DTR Fast Read Dual I/O	BDh	A23-A16	A15-A8	A7-A0	Dummy <sup>(15)</sup>	(D7-D0)	
Number of Clock(1-4-4)	8	1	1	1	-	1	1
DTR Fast Read Quad I/O	EDh	A23-A16	A15-A8	A7-A0	Dummy <sup>(15)</sup>	(D7-D0)	(D7-D0)

# **7.1.6** Instruction Set Table 4 (DTR with QPI Instructions) $^{(16)}$

Data Input Output	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Number of Clock(4-4-4)	2	1	1	1	T.	1	1
DTR Read with Wrap <sup>(14)</sup>	0Eh	A23-A16	A15-A8	A7-A0	Dummy	(D7-D0)	
DTR Fast Read	0Dh	A23-A16	A15-A8	A7-A0	Dummy	(D7-D0)	
DTR Fast Read	EDh	A23-A16	A15-A8	A7-A0	Dummy <sup>(15)</sup>	(D7-D0)	-



#### Notes:

- Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data output from the device on either 1, 2 or 4 IO pins.
- The Status Register contents and Device ID will repeat continuously until /CS terminates the instruction.
- 3. At least one byte of data input is required for Page Program, Quad Page Program and Program Security Registers, up to 256 bytes of data input. If more than 256 bytes of data are sent to the device, the addressing will wrap to the beginning of the page and overwrite previously sent data.
- 4. Write Status Register-1 (01h) can be used to program Status Register-1&2.
- 5. Security Register Address:

```
Security Register1: A23-A16=00H, A15-A12=1H, A11-A10 = 00b, A9-A0= Byte Address;
Security Register2: A23-A16=00H, A15-A12=2H, A11-A10 = 00b, A9-A0= Byte Address;
Security Register3: A23-A16=00H, A15-A12=3H, A11-A10 = 00b, A9-A0= Byte Address;
```

Dual SPI address input format: 6.

```
IO0 = A22, A20, A18, A16, A14, A12, A10, A8
                                               A6, A4, A2, A0, M6, M4, M2, M0
IO1 = A23, A21, A19, A17, A15, A13, A11, A9
                                               A7, A5, A3, A1, M7, M5, M3, M1
```

7. Dual SPI data output format:

```
IO0 = (D6, D4, D2, D0)
IO1 = (D7, D5, D3, D1)
```

8. Quad SPI address input format:

```
Set Burst with Wrap input format:
IO0 = A20, A16, A12, A8, A4, A0, M4, M0
                                                         IO0 = x, x, x, x, x, x, W4, x
IO1 = A21, A17, A13, A9, A5, A1, M5, M1
                                                         IO1 = x, x, x, x, x, x, W5, x
IO2 = A22, A18, A14, A10, A6, A2, M6, M2
                                                         IO2 = x, x, x, x, x, x, W6, x
IO3 = A23, A19, A15, A11, A7, A3, M7, M3
                                                        IO3 = x, x, x, x, x, x, x, x, x
```

9. Quad SPI data input/output format:

```
IO0 = (D4, D0, ....)
IO1 = (D5, D1, ....)
IO2 = (D6, D2, ....)
IO3 = (D7, D3, ....)
```

10. Fast Read Quad I/O data output format: IOO = (x,

```
x, x, x, D4, D0, D4, D0)
IO1 = (x, x, x, x, D5, D1, D5, D1)
```

IO2 = (x, x, x, x, D6, D2, D6, D2)

IO3 = (x, x, x, x, D7, D3, D7, D3)

11. Word Read Quad I/O data output format: IOO = (x,x, D4, D0, D4, D0, D4, D0) IO1 = (x, x, D5, D1,D5, D1, D5, D1) IO2 = (x, x, D6, D2, D6, D2,D6, D2) IO3 = (x, x, D7, D3, D7, D3, D7, D3)

12. QPI Command, Address, Data input/output format:

```
CLK # 0 1 2 3 4 5 6 7
                                      8 9 10 11 \text{ IOO} = \text{C4, C0,}
A20, A16, A12, A8, A4, A0, D4, D0, D4, D0 IO1 = C5, C1, A21, A17,
A13, A9, A5, A1, D5, D1, D5, D1 IO2 = C6, C2, A22, A18, A14, A10,
A6, A2, D6, D2, D6, D2 IO3 = C7, C3, A23, A19, A15, A11, A7, A3,
D7, D3, D7, D3
```

- The number of dummy clocks for QPI Fast Read, QPI Fast Read Quad I/O & QPI Burst Read with Wrap is controlled by read parameter P7 - P4.
- 14. The wrap around length for QPI Burst Read with Wrap is controlled by read parameter P3 – P0.
- The first dummy is M7-M0 should be set to Fxh; if not use Read Command Bypass Mode. 15.
- Please refer to 6.1.13 for dummy cycle and frequency. 16.



#### **7.2 Instruction Descriptions**

#### **7.2.1** Write Enable (06h)

The Write Enable instruction (Figure 5) sets the Write Enable Latch (WEL) bit in the Status Register to a 1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instruction. The Write Enable instruction is entered by driving /CS low, shifting the instruction code "06h" into the Data Input (DI) pin on the rising edge of CLK, and then driving /CS high.




Figure 5. Write Enable Instruction for SPI Mode (left) or QPI Mode (right)

#### **7.2.2** Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits described in section 7.1 can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status Register (50h) instruction must be issued prior to a Write Status Register (01h) instruction. Write Enable for Volatile Status Register instruction (Figure 6) will not set the Write Enable Latch (WEL) bit, it is only valid for the Write Status Register instruction to change the volatile Status Register bit values.




Figure 6. Write Enable for Volatile Status Register Instruction for SPI Mode (left) or QPI Mode (right)



#### **7.2.3** Write Disable (04h)

The Write Disable instruction (Figure 7) resets the Write Enable Latch (WEL) bit in the Status Register to a 0. The Write Disable instruction is entered by driving /CS low, shifting the instruction code "04h" into the DI pin and then driving /CS high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Erase/Program Security Registers, Page Program, Quad Page Program, Sector Erase, Block Erase, Chip Erase and Reset instructions.




Figure 7. Write Disable Instruction for SPI Mode (left) or QPI Mode (right)

#### 7.2.4 Read Status Register-1 (05h), Status Register-2 (35h) & Status Register-3 (15h)

The Read Status Register instructions allow the 8-bit Status Registers to be read. The instruction is entered by driving /CS low and shifting the instruction code "05h" for Status Register-1, "35h" for Status Register-2 or "15h" for Status Register-3 into the DI pin on the rising edge of CLK. The status register bits are then shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first as shown in Figure 8. Refer to section 7.1 for Status Register descriptions.

The Read Status Register instruction may be used at any time, even while a Program, Erase or Write Status Register cycle is in progress. This allows the BUSY status bit to be checked to determine when the cycle is complete and if the device can accept another instruction. The Status Register can be read continuously, as shown in Figure 8. The instruction is completed by driving /CS high.




Figure 8a. Read Status Register Instruction (SPI Mode)






Figure 8b. Read Status Register Instruction (QPI Mode)

#### 7.2.5 Write Status Register-1 (01h), Status Register-2 (31h) & Status Register-3 (11h)

The Write Status Register instruction allows the Status Registers to be written. The writable Status Register bits include: SRP0, SEC, TB, BP[2:0] in Status Register-1; CMP, LB[3:1], QE, SRP1 in Status Register-2; HOLD/RST, DRV1, DRV0 DC1,DC0 in Status Register-3. All other Status Register bit locations are read-only and will not be affected by the Write Status Register instruction. LB[3:1] are non- volatile OTP bits, once it is set to 1, it cannot be cleared to 0.

To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously have been executed for the device to accept the Write Status Register instruction (Status Register bit WEL must equal 1). Once write enabled, the instruction is entered by driving /CS low, sending the instruction code "01h/31h/11h", and then writing the status register data byte as illustrated in Figure 9a & 9b.

To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must have been executed prior to the Write Status Register instruction (Status Register bit WEL remains 0). However, SRP1 and LB[3:1] cannot be changed from "1" to "0" because of the OTP protection for these bits. Upon power off or the execution of a Software/Hardware Reset, the volatile Status Register bit values will be lost, and the non-volatile Status Register bit values will be restored.

During non-volatile Status Register write operation (06h combined with 01h/31h/11h), after /CS is driven high, the self-timed Write Status Register cycle will commence for a time duration of tw (See AC Characteristics). While the Write Status Register cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle and a 0 when the cycle is finished and ready to accept other instructions again. After the Write Status Register cycle has finished, the Write Enable Latch (WEL) bit in the Status Register will be cleared to 0.

During volatile Status Register write operation (50h combined with 01h/31h/11h), after /CS is driven high, the



Status Register bits will be refreshed to the new values within the time period of tSHSL2 (See AC Characteristics). BUSY bit will remain 0 during the Status Register bit refresh period.

The Write Status Register instruction can be used in both SPI mode and QPI mode. However, the QE bit cannot be written to when the device is in the QPI mode, because QE=1 is required for the device to enter and operate in the QPI mode.

Refer to section 7.1 for Status Register descriptions.




Figure 9a. Write Status Register-1/2/3 Instruction (SPI Mode)




Figure 9b. Write Status Register-1/2/3 Instruction (QPI Mode)



The XM25LU32C is also backward compatible to XMC's previous generations of serial flash memories, in which the Status Register-1&2 can be written using a single "Write Status Register-1 (01h)" command. To complete the Write Status Register-1&2 instruction, the /CS pin must be driven high after the sixteenth bit of data that is clocked in as shown in Figure 9c & 9d. If /CS is driven high after the eighth clock, the Write Status Register-1 (01h) instruction will only program the Status Register-1, the Status Register-2 will not be affected (Previous generations will clear CMP and QE bits).




Figure 9c. Write Status Register-1/2 Instruction (SPI Mode)




Figure 9d. Write Status Register-1/2 Instruction (QPI Mode)



#### **7.2.6** Read Data (03h)

The Read Data instruction allows one or more data bytes to be sequentially read from the memory. The instruction is initiated by driving the /CS pin low and then shifting the instruction code "03h" followed by a 24-bit address (A23-A0) into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The address is automatically incremented to the next higher address after each byte of data is shifted out allowing for a continuous stream of data. This means that the entire memory can be accessed with a single instruction as long as the clock continues. The instruction is completed by driving /CS high.

The Read Data instruction sequence is shown in Figure 10. If a Read Data instruction is issued while an Erase, Program or Write cycle is in process (BUSY=1) the instruction is ignored and will not have any effects on the current cycle. The Read Data instruction allows clock rates from D.C. to a maximum of fR (see AC Electrical Characteristics).

The Read Data (03h) instruction is only supported in Standard SPI mode.




Figure 10. Read Data Instruction (SPI Mode only)



#### **7.2.7** Fast Read (0Bh)

The Fast Read instruction is similar to the Read Data instruction except that it can operate at the highest possible frequency of Fc (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in Figure 11. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DO pin is a "don't care".




Figure 11a. Fast Read Instruction (SPI Mode)



#### Fast Read (0Bh) in QPI Mode

The Fast Read instruction is also supported in QPI mode. When QPI mode is enabled, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" instruction to accommodate a wide range of applications with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 2, 4, 6 or 8. The default number of dummy clocks upon power up or after a Reset instruction is 2.




Figure 11b. Fast Read Instruction (QPI Mode)

# 7.2.8 DTR Fast Read (0Dh)

The DTR Fast Read instruction is similar to the Fast Read instruction except that the 24-bit address input and the data output require DTR (Double Transfer Rate) operation. This is accomplished by adding 6 "dummy" clocks after the 24-bit address as shown in Figure 12. The dummy clocks allow the devices internal circuits additional time for setting up the initial address. During the dummy clocks the data value on the DO pin is a "don't care".






Figure 12a. DTR Fast Read Instruction (SPI Mode)

# DTR Fast Read (0Dh) in QPI Mode

The DTR Fast Read instruction is also supported in QPI mode.




Figure 12b. DTR Fast Read Instruction (QPI Mode)



# **7.2.9 Fast Read Dual Output (3Bh)**

The Fast Read Dual Output (3Bh) instruction is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins;  $IO_0$  and  $IO_1$ . This allows data to be transferred at twice the rate of standard SPI devices. The Fast Read Dual Output instruction is ideal for quickly downloading code from Flash to RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Fast Read Dual Output instruction can operate at the highest possible frequency of Fc (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks after the 24-bit address as shown in Figure 13. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clocks is "don't care". However, the IO<sub>0</sub> pin should be high-impedance prior to the falling edge of the first data out clock.




Figure 13. Fast Read Dual Output Instruction (SPI Mode only)



## **7.2.10** Fast Read Quad Output (6Bh)

The Fast Read Quad Output (6Bh) instruction is similar to the Fast Read Dual Output (3Bh) instruction except that data is output on four pins, IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, and IO<sub>3</sub>. The Quad Enable (QE) bit in Status Register-2 must be set to 1 before the device will accept the Fast Read Quad Output Instruction. The Fast Read Quad Output Instruction allows data to be transferred at four times the rate of standard SPI devices.

The Fast Read Quad Output instruction can operate at the highest possible frequency of Fc (see AC Electrical Characteristics). This is accomplished by adding eight "dummy" clocks(default) after the 24-bit address as shown in Figure 14. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clocks is "don't care". However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.




Figure 14. Fast Read Quad Output Instruction (SPI Mode only)



#### 7.2.11 Fast Read Dual I/O (BBh)

The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO pins,  $IO_0$  and  $IO_1$ . It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

#### Fast Read Dual I/O with "Continuous Read Mode"

The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 15a. The upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("x"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after /CS is raised and then lowered) does not require the BBh instruction code, as shown in Figure 15b. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after /CS is asserted low. If the "Continuous Read Mode" bits M5-4 do not equal to (1,0), the next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to normal operation. It is recommended to input FFFFh on IOO for the next instruction (16 clocks), to ensure M4 = 1 and return the device to normal operation.




Figure 15a. Fast Read Dual I/O Instruction (Initial instruction or previous M5-4 10, SPI Mode only)






Figure 15b. Fast Read Dual I/O Instruction (Previous instruction set M5-4 = 10, SPI Mode only)



#### 7.2.12 DTR Fast Read Dual I/O (BDh)

The DTR Fast Read Dual I/O (BDh) instruction allows for improved random access while maintaining two IO pins, IO0 and IO1. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications.

## DTR Fast Read Dual I/O with "Read Command Bypass Mode"

The DTR Fast Read Dual I/O instruction can further reduce instruction overhead through setting the "Read Command Bypass Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 16a. The upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("x"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Read Command Bypass Mode" bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after /CS is raised and then lowered) does not require the BDh instruction code, as shown in Figure 16b. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after /CS is asserted low. If the "Read Command Bypass Mode" bits M5-4 do not equal to (1,0), the next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to normal operation. It is recommended to input FFFFh/FFFFFh on IOO for the next instruction (16/20 clocks), to ensure M4 = 1 and return the device to normal operation.




Figure 16a. DTR Fast Read Dual I/O (Initial instruction or previous M5-4≠10, SPI Mode only)






Figure 16b. DTR Fast Read Dual I/O (Previous instruction set M5-4=10, SPI Mode only)



## 7.2.13 Fast Read Quad I/O (EBh)

The Fast Read Quad I/O (EBh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except that address and data bits are input and output through four pins IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub> and IO<sub>3</sub> and four Dummy clocks are required in SPI mode prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.

## Fast Read Quad I/O with "Continuous Read Mode"

The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 17a. The upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("x"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS is raised and then lowered) does not require the EBh instruction code, as shown in Figure 17b. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after /CS is asserted low. If the "Continuous Read Mode" bits M5-4 do not equal to (1,0), the next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to normal operation. It is recommended to input FFh on IOO for the next instruction (8 clocks), to ensure M4 = 1 and return the device to normal operation.




Figure 17a. Fast Read Quad I/O Instruction (Initial instruction or previous M5-4 10, SPI Mode)






Figure 17b. Fast Read Quad I/O Instruction (Previous instruction set M5-4 = 10, SPI Mode)

## Fast Read Quad I/O with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Fast Read Quad I/O instruction can also be used to access a specific portion within a page by issuing a "Set Burst with Wrap" (77h) command prior to EBh. The "Set Burst with Wrap" (77h) command can either enable or disable the "Wrap Around" feature for the following EBh commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64- byte section of a 256-byte page. The output data starts at the initial address specified in the instruction, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary automatically until /CS is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands.

The "Set Burst with Wrap" instruction allows three "Wrap Bits", W6-4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-5 are used to specify the length of the wrap around section within a page.



## 7.2.14 DTR Fast Read Quad I/O (EDh)

The DTR Fast Read Quad I/O (EDh) instruction is similar to the Fast Read Dual I/O (BBh) instruction except that address and data bits are input and output through four pins IO0, IO1, IO2 and IO3 and four Dummy clocks are required in SPI mode prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Fast Read Quad I/O Instruction.

# DTR Fast Read Quad I/O with "Read Command Bypass Mode"

The Fast Read Quad I/O instruction can further reduce instruction overhead through setting the "Read Command Bypass Mode" bits (M7-0) after the input Address bits (A23 -0), as shown in Figure 18a. The upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("x"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock. If the "Read Command Bypass Mode" bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS is raised and then lowered) does not require the EDh instruction code, as shown in Figure 18b. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after /CS is asserted low.

If the "Read Command Bypass Mode" bits M5-4 do not equal to (1,0), the next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to normal operation. It is recommended to input FFh/3FFh on IO0 for the next instruction (8/10 clocks), to ensure M4 = 1 and return the device to normal operation.




Figure 18a. DTR Fast Read Quad I/O (Initial instruction or previous M5-4≠10, SPI Mode)






Figure 18b. Fast Read Quad I/O (Previous instruction set M5-4=10, SPI Mode)

# DTR Fast Read Quad I/O with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Fast Read Quad I/O instruction can also be used to access a specific portion within a page by issuing a "Set Burst with Wrap" (77h) command prior to EDh. The "Set Burst with Wrap" (77h) command can either enable or disable the "Wrap Around" feature for the following EDh commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64-byte section of a 256-byte page. The output data starts at the initial address specified in the instruction, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary automatically until /CS is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands.

The "Set Burst with Wrap" instruction allows three "Wrap Bits", W6-4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-5 are used to specify the length of the wrap around section within a page. Refer to section 8.2.37 for detail descriptions.

#### DTR Fast Read Quad I/O (EDh) in OPI Mode

The DTR Fast Read Quad I/O instruction is also supported in QPI mode, as shown in Figure 18c. In QPI mode, the "Read Command Bypass Mode" bits M7-0 are also considered as dummy clocks. In the default setting, the data output will follow the Read Command Bypass Mode bits immediately.

"Read Command Bypass Mode" feature is also available in QPI mode for Fast Read Quad I/O instruction. Please refer to the description on previous pages.

"Wrap Around" feature is not available in QPI mode for Fast Read Quad I/O instruction. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated "DTR Burst Read with Wrap" (0Eh) instruction must be used. Please refer to 8.3.37 for details.






Figure 18c. DTR Fast Read Quad I/O (Initial instruction or previous M5-4≠10, QPI Mode)



## Fast Read Quad I/O (EBh) in QPI Mode

The Fast Read Quad I/O instruction is also supported in QPI mode, as shown in Figure 19. When QPI mode is enabled, the number of dummy clocks is configured by the "Set Read Parameters (C0h)" instruction to accommodate a wide range of applications with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 2, 4, 6 or 8. The default number of dummy clocks upon power up or after a Reset instruction is 2. In QPI mode, the "Continuous Read Mode" bits M7-0 are also considered as dummy clocks. In the default setting, the data output will follow the Continuous Read Mode bits immediately.

"Continuous Read Mode" feature is also available in QPI mode for Fast Read Quad I/O instruction. Please refer to the description on previous pages.

"Wrap Around" feature is not available in QPI mode for Fast Read Quad I/O instruction. To perform a read operation with fixed data length wrap around in QPI mode, a dedicated "Burst Read with Wrap" (0Ch) instruction must be used.




Figure 19. Fast Read Quad I/O Instruction (Initial instruction or previous M5-4 10, QPI Mode)



## 7.2.15 Word Read Quad I/O (E7h)

The Word Read Quad I/O (E7h) instruction is similar to the Fast Read Quad I/O (E8h) instruction except that the lowest Address bit (A0) must equal 0 and only two Dummy clocks are required prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI. The Quad Enable bit (QE) of Status Register-2 must be set to enable the Word Read Quad I/O Instruction.

## Word Read Quad I/O with "Continuous Read Mode"

The Word Read Quad I/O instruction can further reduce instruction overhead through setting the "Continuous Read Mode" bits (M7-0) after the input Address bits (A23-0), as shown in Figure 20a. The upper nibble of the (M7-4) controls the length of the next Fast Read Quad I/O instruction through the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don't care ("x"). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the "Continuous Read Mode" bits M5-4 = (1,0), then the next Fast Read Quad I/O instruction (after /CS is raised and then lowered) does not require the E7h instruction code, as shown in Figure 20b. This reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered after /CS is asserted low. If the "Continuous Read Mode" bits M5-4 do not equal to (1,0), the next instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to normal operation. It is recommended to input FFh on IOO for the next instruction (8 clocks), to ensure M4 = 1 and return the device to normal operation.




Figure 20a. Word Read Quad I/O Instruction (Initial instruction or previous M5-4

10, SPI Mode only)






Figure 20b. Word Read Quad I/O Instruction (Previous instruction set M5-4 = 10, SPI Mode only)

## Word Read Quad I/O with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Word Read Quad I/O instruction can also be used to access a specific portion within a page by issuing a "Set Burst with Wrap" (77h) command prior to E7h. The "Set Burst with Wrap" (77h) command can either enable or disable the "Wrap Around" feature for the following E7h commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8, 16, 32 or 64- byte section of a 256-byte page. The output data starts at the initial address specified in the instruction, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around to the beginning boundary automatically until /CS is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands.

The "Set Burst with Wrap" instruction allows three "Wrap Bits", W6-4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-5 are used to specify the length of the wrap around section within a page.



## **7.2.16 Set Burst with Wrap (77h)**

In Standard SPI mode, the Set Burst with Wrap (77h) instruction is used in conjunction with "Fast Read Quad I/O" and "Word Read Quad I/O" instructions to access a fixed length of 8/16/32/64-byte section within a 256-byte page. Certain applications can benefit from this feature and improve the overall system code execution performance.

Similar to a Quad I/O instruction, the Set Burst with Wrap instruction is initiated by driving the /CS pin low and then shifting the instruction code "77h" followed by 24 dummy bits and 8 "Wrap Bits", W7-0. The instruction sequence is shown in Figure 21. Wrap bit W7 and the lower nibble W3-0 are not used.

W6, W5	$\mathbf{W4} = 0$		W4 =1 (DEFAULT)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0 0	Yes	8-byte	No	N/A
0 1	Yes	16-byte	No	N/A
1 0	Yes	32-byte	No	N/A
1 1	Yes	64-byte	No	N/A

Once W6-4 is set by a Set Burst with Wrap instruction, all the following "Fast Read Quad I/O" and "Word Read Quad I/O" instructions will use the W6-4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap instruction should be issued to set W4 = 1. The default value of W4 upon power on or after a software/hardware reset is 1.




Figure 21. Set Burst with Wrap Instruction (SPI Mode only)



## **7.2.17** Page Program (02h)

The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code "02h" followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction while data is being sent to the device. The Page Program instruction sequence is shown in Figure 22.

If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address bits) should be set to 0. If the last address byte is not zero, and the number of clocks exceeds the remaining page length, the addressing will wrap to the beginning of the page. In some cases, less than 256 bytes (a partial page) can be programmed without having any effect on other bytes within the same page. One condition to perform a partial page program is that the number of clocks cannot exceed the remaining page length. If more than 256 bytes are sent to the device the addressing will wrap to the beginning of the page and overwrite previously sent data.

As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Page Program instruction will not be executed. After /CS is driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Page Program instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits.




Figure 22a. Page Program Instruction (SPI Mode)







Figure 22b. Page Program Instruction (QPI Mode)



## **7.2.18** Quad Input Page Program (32h)

The Quad Input Page Program instruction allows up to 256 bytes of data to be programmed at previously erased (FFh) memory locations using four pins: IO<sub>0</sub>, IO<sub>1</sub>, IO<sub>2</sub>, and IO<sub>3</sub>. The Quad Input Page Program can improve performance for PROM Programmer and applications that have slow clock speeds <5MHz. Systems with faster clock speed will not realize much benefit for the Quad Input Page Program instruction since the inherent page program time is much greater than the time it take to clock-in the data.

To use Quad Input Page Program the Quad Enable (QE) bit in Status Register-2 must be set to 1. A Write Enable instruction must be executed before the device will accept the Quad Input Page Program instruction (Status Register-1, WEL=1). The instruction is initiated by driving the /CS pin low then shifting the instruction code "32h" followed by a 24-bit address (A23-A0) and at least one data byte, into the IO pins. The /CS pin must be held low for the entire length of the instruction while data is being sent to the device. All other functions of Quad Input Page Program are identical to standard Page Program. The Quad Input Page Program instruction sequence is shown in Figure 23.



 $Figure\ 23.\ Quad\ Input\ Page\ Program\ Instruction\ (SPI\ Mode\ only)$ 



#### **7.2.19** Sector Erase (20h)

The Sector Erase instruction sets all memory within a specified sector (4K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Sector Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "20h" followed a 24-bit sector address (A23-A0). The Sector Erase instruction sequence is shown in Figure 25a & 25b.

The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Sector Erase instruction will not be executed. After /CS is driven high, the self-timed Sector Erase instruction will commence for a time duration of tSE (See AC Characteristics). While the Sector Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Sector Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Sector Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Sector Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits.




Figure 25a. Sector Erase Instruction (SPI Mode)




Figure 25b. Sector Erase Instruction (QPI Mode)



#### 7.2.20 32KB Block Erase (52h)

The Block Erase instruction sets all memory within a specified block (32K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "52h" followed a 24-bit block address (A23-A0). The Block Erase instruction sequence is shown in Figure 26a &26b.

The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase instruction will commence for a time duration of tBE1 (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Block Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits.




Figure 26a. 32KB Block Erase Instruction (SPI Mode)




Figure 26b. 32KB Block Erase Instruction (QPI Mode)



#### **7.2.21** 64KB Block Erase (D8h)

The Block Erase instruction sets all memory within a specified block (64K-bytes) to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Block Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "D8h" followed a 24-bit block address (A23-A0). The Block Erase instruction sequence is shown in Figure 27a & 27b.

The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the Block Erase instruction will not be executed. After /CS is driven high, the self-timed Block Erase instruction will commence for a time duration of tBE (See AC Characteristics). While the Block Erase cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Block Erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Block Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Block Erase instruction will not be executed if the addressed page is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits.




Figure 27a. 64KB Block Erase Instruction (SPI Mode)




Figure 27b. 64KB Block Erase Instruction (QPI Mode)



## 7.2.22 Chip Erase (C7h / 60h)

The Chip Erase instruction sets all memory within the device to the erased state of all 1s (FFh). A Write Enable instruction must be executed before the device will accept the Chip Erase Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "C7h" or "60h". The Chip Erase instruction sequence is shown in Figure 28.

The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Chip Erase instruction will not be executed. After /CS is driven high, the self-timed Chip Erase instruction will commence for a time duration of tCE (See AC Characteristics). While the Chip Erase cycle is in progress, the Read Status Register instruction may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Chip Erase cycle and becomes a 0 when finished and the device is ready to accept other instructions again. After the Chip Erase cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Chip Erase instruction will not be executed if any memory region is protected by the Block Protect (CMP, SEC, TB, BP2, BP1, and BP0) bits.




Figure 28. Chip Erase Instruction for SPI Mode (left) or QPI Mode (right)



## 7.2.23 Erase / Program Suspend (75h)

The Erase/Program Suspend instruction "75h", allows the system to interrupt a Sector or Block Erase operation or a Page Program operation and then read from any other sectors or blocks. The Erase/Program Suspend instruction sequence is shown in Figure 29a & 29b.

The Write Status Register instruction (01h) and Erase instructions (20h, 52h, D8h, C7h, 60h, 44h) are not allowed during Erase Suspend. Erase Suspend is valid only during the Sector or Block erase operation. If written during the Chip Erase operation, the Erase Suspend instruction is ignored. The Write Status Register instructions (01h, 31h, 11h) and Program instructions (02h, 32h, 42h) are not allowed during Program Suspend. Program Suspend is valid only during the Page Program or Quad Page Program operation.

The Erase/Program Suspend instruction "75h" will be accepted by the device only if the SUS bit in the Status Register equals to 0 and the BUSY bit equals to 1 while a Sector or Block Erase or a Page Program operation is on-going. If the SUS bit equals to 1 or the BUSY bit equals to 0, the Suspend instruction will be ignored by the device. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the erase or program operation. The BUSY bit in the Status Register will be cleared from 1 to 0 within "tsus" and the SUS bit in the Status Register will be set from 0 to 1 immediately after Erase/Program Suspend. For a previously resumed Erase/Program operation, it is also required that the Suspend instruction "75h" is not issued earlier than a minimum of time of "tsus" following the preceding Resume instruction "7Ah".

Unexpected power off during the Erase/Program suspend state will reset the device and release the suspend state. SUS bit in the Status Register will also reset to 0. The data within the page, sector or block that was being suspended may become corrupted. It is recommended for the user to implement system design techniques against the accidental power interruption and preserve data integrity during erase/program suspend state.




Figure 29a. Erase/Program Suspend Instruction (SPI Mode)






Figure 29b. Erase/Program Suspend Instruction (QPI Mode)



# 7.2.24 Erase / Program Resume (7Ah)

The Erase/Program Resume instruction "7Ah" must be written to resume the Sector or Block Erase operation or the Page Program operation after an Erase/Program Suspend. The Resume instruction "7Ah" will be accepted by the device only if the SUS bit in the Status Register equals to 1 and the BUSY bit equals to 0. After issued the SUS bit will be cleared from 1 to 0 immediately, the BUSY bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. If the SUS bit equals to 0 or the BUSY bit equals to 1, the Resume instruction "7Ah" will be ignored by the device. The Erase/Program Resume instruction sequence is shown in Figure 30a & 30b.

Resume instruction is ignored if the previous Erase/Program Suspend operation was interrupted by unexpected power off. It is also required that a subsequent Erase/Program Suspend instruction not to be issued within a minimum of time of "t<sub>ERS</sub>" following a previous Resume instruction.




Figure 30a. Erase/Program Resume Instruction (SPI Mode)




Figure 30b. Erase/Program Resume Instruction (QPI Mode)



#### **7.2.25 Power-down (B9h)**

Although the standby current during normal operation is relatively low, standby current can be further reduced with the Power-down instruction. The lower power consumption makes the Power-down instruction especially useful for battery powered applications (See ICC1 and ICC2 in AC Characteristics). The instruction is initiated by driving the /CS pin low and shifting the instruction code "B9h" as shown in Figure 31a & 31b.

The /CS pin must be driven high after the eighth bit has been latched. If this is not done the Power-down instruction will not be executed. After /CS is driven high, the power-down state will entered within the time duration of tDP (See AC Characteristics). While in the power-down state only the Release Power- down / Device ID (ABh) instruction, which restores the device to normal operation, will be recognized. All other instructions are forbidden. This includes the Read Status Register instruction, which is always available during normal operation. Forbid all but one instruction makes the Power Down state a useful condition for securing maximum write protection. The device always powers-up in the normal operation with the standby current of ICC1.




Figure 31a. Deep Power-down Instruction (SPI Mode)




Figure 31b. Deep Power-down Instruction (QPI Mode)



#### 7.2.26 Release Power-down / Device ID (ABh)

The Release from Power-down / Device ID instruction is a multi-purpose instruction. It can be used to release the device from the power-down state, or obtain the devices electronic identification (ID) number.

To release the device from the power-down state, the instruction is issued by driving the /CS pin low, shifting the instruction code "ABh" and driving /CS high as shown in Figure 32a & 32b. Release from power-down will take the time duration of tRES1 (See AC Characteristics) before the device will resume normal operation and other instructions are accepted. The /CS pin must remain high during the tRES1 time duration.

When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by driving the /CS pin low and shifting the instruction code "ABh" followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first. The Device ID value for the XM25LU32C is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The instruction is completed by driving /CS high.

When used to release the device from the power-down state and obtain the Device ID, the instruction is the same as previously described, and shown in Figure 32c & 32d, except that after /CS is driven high it must remain high for a time duration of tRES2 (See AC Characteristics). After this time duration the device will resume normal operation and other instructions will be accepted. If the Release from Power-down / Device ID instruction is issued while an Erase, Program or Write cycle is in process (when BUSY equals 1) the instruction is ignored and will not have any effects on the current cycle.




Figure 32a. Release Power-down Instruction (SPI Mode)






Figure 32b. Release Power-down Instruction (QPI Mode)




Figure 32c. Release Power-down / Device ID Instruction (SPI Mode)




Figure 32d. Release Power-down / Device ID Instruction (QPI Mode)



## 7.2.27 Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code "90h" followed by a 24-bit address (A23-A0) of 000000h. After which, the Manufacturer ID for XMC (20h) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 33. The Device ID values for the XM25LU32C are listed in Manufacturer and Device Identification table. The instruction is completed by driving /CS high.




Figure 33. Read Manufacturer / Device ID Instruction (SPI Mode)



## 7.2.28 Read Manufacturer / Device ID Dual I/O (92h)

The Read Manufacturer / Device ID Dual I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 2x speed.

The Read Manufacturer / Device ID Dual I/O instruction is similar to the Fast Read Dual I/O instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code "92h" followed by a 24-bit address (A23-A0) of 000000h, but with the capability to input the Address bits two bits per clock. After which, the Manufacturer ID for XMC (20h) and the Device ID are shifted out 2 bits per clock on the falling edge of CLK with most significant bits (MSB) first as shown in Figure 34. The Device ID values for the XM25LU32C are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving /CS high.




Figure 34. Read Manufacturer / Device ID Dual I/O Instruction (SPI Mode only)

#### Note:

The "Continuous Read Mode" bits M(7-0) must be set to Fxh to be compatible with Fast Read Dual I/O instruction.



#### 7.2.29 Read Manufacturer / Device ID Quad I/O (94h)

The Read Manufacturer / Device ID Quad I/O instruction is an alternative to the Read Manufacturer / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID at 4x speed.

The Read Manufacturer / Device ID Quad I/O instruction is similar to the Fast Read Quad I/O instruction. The instruction is initiated by driving the /CS pin low and shifting the instruction code "94h" followed by a four clock dummy cycles and then a 24-bit address (A23-A0) of 000000h, but with the capability to input the Address bits four bits per clock. After which, the Manufacturer ID for XMC (20h) and the Device ID are shifted out four bits per clock on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 35. The Device ID values for the XM25LU32C are listed in Manufacturer and Device Identification table. The Manufacturer and Device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving /CS high.




Figure 35. Read Manufacturer / Device ID Quad I/O Instruction (SPI Mode only)

#### Note:

The "Continuous Read Mode" bits M(7-0) must be set to Fxh to be compatible with Fast Read Quad I/O instruction.



## 7.2.30 Read Unique ID Number (4Bh)

The Read Unique ID Number instruction accesses a factory-set read-only 128-bit number that is unique to each XM25LU32C device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the /CS pin low and shifting the instruction code "4Bh" followed by a four bytes of dummy clocks. After which, the 128-bit ID is shifted out on the falling edge of CLK as shown in Figure 36(the data will always be FFh when read after the 128-bit ID).




Figure 36. Read Unique ID Number Instruction (SPI Mode only)



#### **7.2.31 Read JEDEC ID (9Fh)**

For compatibility reasons, the XM25LU32C provides several instructions to electronically determine the identity of the device. The Read JEDEC ID instruction is compatible with the JEDEC standard for SPI compatible serial memories that was adopted in 2003. The instruction is initiated by driving the /CS pin low and shifting the instruction code "9Fh". The JEDEC assigned Manufacturer ID byte for XMC (20h) and two Device ID bytes, Memory Type (ID15-ID8) and Capacity (ID7-ID0) are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 37a & 37b. For memory type and capacity values refer to Manufacturer and Device Identification table.




Figure 37a. Read JEDEC ID Instruction (SPI Mode)




Figure 37b. Read JEDEC ID Instruction (QPI Mode)



## 7.2.32 Read SFDP Register (5Ah)

The XM25LU32C features a 256-Byte Serial Flash Discoverable Parameter (SFDP) register that contains information about device configurations, available instructions and other features. The SFDP parameters are stored in one or more Parameter Identification (PID) tables. Currently only one PID table is specified, but more may be added in the future. The Read SFDP Register instruction is compatible with the SFDP standard initially established in 2010 for PC and other applications, as well as the JEDEC standard JESD216 that is published in 2011.

The Read SFDP instruction is initiated by driving the /CS pin low and shifting the instruction code "5Ah" followed by a 24-bit address (A23-A0)<sup>(1)</sup> into the DI pin. Eight "dummy" clocks are also required before the SFDP register contents are shifted out on the falling edge of the 40<sup>th</sup> CLK with most significant bit (MSB) first as shown in Figure 38. The byte address is automatically incremented to the next byte address after each byte of data is shifted out. The last byte address of the register is FFh (the data will always be FFh when read after the last address), For SFDP register values and descriptions, please refer to please refer to the following SFDP Definition Table.

Note 1: A23-A8 = 0; A7-A0 are used to define the starting byte address for the 256-Byte SFDP Register.




Figure 38. Read SFDP Register Instruction Sequence Diagram



# Serial Flash Discoverable Parameters (SFDP) Signature and Parameter Identification Data Value (Advanced Information)

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
	00h	07:00	53h	
SFDP Signature	01h	15:08	46h	Fixed: 50444653h
STDF Signature	02h	23:16	44h	Fixed: 3044403311
	03h	31 : 24	50h	
SFDP Minor Revision Number	04h	07:00	06h	Star from 0x00
SFDP Major Revision Number	05h	15:08	01h	Star from 0x01
Number of Parameter Headers (NPH)	06h	23:16	02h	This number is 0-based.Therefore,0 indicates 1 parameter header.
Unused	07h	31 : 24	FFh	Reserved
ID Number(JEDEC)	08h	07:00	00h	00h:it indicates a JEDEC specified header.
Parameter Table Minor Revision Number	09h	15:08	06h	Star from 0x00
Parameter Table Major Revision Number	0Ah	23 : 16	01h	Star from 0x01
Parameter Table Length (in double word)	0Bh	31 : 24	10h	How many DWORDs in the parameter table
	0Ch	07:00	30h	
Parameter Table Pointer (PTP)	0Dh	15:08	00h	First address of JEDEC Flash Parameter table
	0Eh	23 : 16	00h	
Unused	0Fh	31 : 24	FFh	
ID number(Manufacturer ID)	10h	07:00	20h	It indicates manufacture ID
Parameter Table Minor Revision Number	11h	15:08	00h	Start from 00h
Parameter Table Major Revision Number	12h	23:16	01h	Start from 01h
Parameter Table Length(in double word)	13h	31 : 24	04h	How many DWORDs in the parameter table
	14h	07:00	D0h	
Parameter Table Pointer(PTP)	15h	15:08	00h	First address of VENDOR Flash Parameter table
	16h	23:16	00h	
Unused	17h	31 : 24	FFh	
ID number (4-byte Address Instruction)	18h	07:00	84h	4-byte Address Instruction parameter ID
Parameter Table Minor Revision Number	19h	15:08	00h	Start from 00h
Parameter Table Major Revision Number	1Ah	23:16	01h	Start from 01h
Parameter Table Length (in double word)	1Bh	31 : 24	02h	How many DWORDs in the Parameter table
	1Ch	07:00	C0h	
Parameter Table Pointer (PTP)	1Dh	15:08	00h	First address of 4-byte Address Instruction table
	1Eh	23 : 16	00h	
Unused	1Fh	31 : 24	FFh	



#### Parameter ID (0) JEDEC Flash Parameter Tables 1/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Block / Sector Erase sizes		01:00	01b	00:Reserved, 01:4KB erase, 10:Reserved, 11:not supported 4KB erase
Write Granularity		02	1b	0:1Byte,1:64Byte or larger
Volatile Status Register Block Protect bits	30h	03	0b	O: Block Protect bits in device's status register are solely non-volatile or may be programmed either as volatile using the 50h instruction for write enable or non-volatile using the 06h instruction for write enable.  1: Block Protect bits in device's status register are solely volatile.
Write Enable Instruction Select for Writing to Volatile Status Registers		04	0b	0:use 50h instruction 1:use 06h instruction
Unused		07:05	111b	Contains 111b and can never be changed
4KB Erase Instruction	31h	15:08	20h	
(1-1-2) Fast Read <sup>(1)</sup>		16	1b	0 = not supported 1 = supported
Address Bytes Number used in addressing flash array		18:17	00b	00:3Byte only, 01:3 or 4Byte 10:4Byte only, 11:Reserved
Double Transfer Rate(DTR) clocking		19	1b	0 = not supported 1 = supported
(1-2-2) Fast Read	32h	20	1b	0 = not supported 1 = supported
(1-4-4) Fast Read		21	1b	0 = not supported 1 = supported
(1-1-4) Fast Read		22	1b	0 = not supported 1 = supported
Unused		23	1b	
Unused	33h	31 : 24	FFh	



Parameter ID (0) JEDEC Flash Parameter Tables 2/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Flash Memory Density	37h : 34h	31:00		For densities 2 gigabits or less, bit-31 is set to 0b. The field 30:0 defines the size in bits. Example: 00FFFFFFh = 16 megabits For densities 4 gigabits and above, bit-31 is set to 1b. The field 30:0 defines 'N' where the density is computed as 2^N bits (N must be >= 32). Example: 80000021h = 2^33 = 8 gigabits

Parameter ID (0) JEDEC Flash Parameter Tables 3/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
(1-4-4)Fast Read number of Wait states <sup>(2)</sup>	38h	04:00		00000b:Not supported;00100b:4 00110b:6 01000b:8
(1-4-4)Fast Read number of Mode Clocks <sup>(3)</sup>		07:05	010b	Mode clocks: 000b:Not supported;010: 2 clocks
(1-4-4)Fast Read instruction	39h	15:08	EBh	
(1-1-4)Fast Read Number of Wait states	3Ah	20:16	010006	00000b:Not suppoted;00100b:4 00100b:6; 01000b:8
(1-1-4)Fast Read Number of Mode Clocks		23:21	000Ь	Mode clocks: 000b:Not supported;010b:2 clocks
(1-1-4)Fast Read Instruction	3Bh	31 : 24	6Bh	

Parameter ID (0) JEDEC Flash Parameter Tables 4/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
(1-1-2)Fast Read Number of Wait states	2 <i>C</i> b	04:00	01000b	00000b:Not supported;00100b:4 00110b:6;01000b:8
(1-1-2)Fast Read Number of Mode Clocks	3Ch	07:05	000Ь	Mode clocks: 000b:Not supported;010:2 clocks
(1-1-2)Fast Read Instruction	3Dh	15:08	3Bh	
(1-2-2)Fast Read Number of Wait states	3Eh	20:16		00000b:Not supported;00100b:4 0 0110b:6;01000b:8
(1-2-2)Fast Read Number of Mode Clocks		23:21	010b	Mode clocks: 000b:Not supported;010:2 clocks
(1-2-2)Fast Read Instruction	3Fh	31:24	BBh	

Parameter ID (0) JEDEC Flash Parameter Tables 5/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
(2-2-2)Fast Read	40h	00	0b	0 = not supported 1 = supported
Unused		03:01	111b	
(4-4-4)Fast Read		04	1b	0 = not supported 1 = supported
Unused		07:05	111b	
Unused	43h : 41h	31:08	FFFFFFh	



Parameter ID (0) JEDEC Flash Parameter Tables 6/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Unused	45h : 44h	15:00	FFFFh	
(2-2-2)Fast Read Number of Wait states	46h	20:16	00000Ь	00000b:Not supported;00100b:4 00110b:6;01000b:8
(2-2-2) Fast Read Number of Mode Clocks		23:21	000b	Mode Clocks: 000b:Not supported;010:2 clocks
(2-2-2)Fast Read Instruction	47h	31 : 24	FFh	

Parameter ID (0) JEDEC Flash Parameter Tables 7/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Unused	49h : 48h	15:00	FFFFh	
(4-4-4)Fast Read Number of Wait states	441	20:16		00000b:Not supported;00100b:4 00110b:6;01000b:8
(4-4-4) Fast Read Number of Mode Clocks	4Ah	23:21	010b	Mode Clocks: 000b:Not supported;010:2 clocks
(4-4-4)Fast Read Instruction	4Bh	31:24	EBh	

Parameter ID (0) JEDEC Flash Parameter Tables 8/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Erase Type 1 Size	4Ch	07:00		Sector/block size=2 <sup>N</sup> bytes <sup>(4)</sup> 0Ch:4KB;0Fh:32KB;10h:64KB
Erase Type 1 Erase Instruction	4Dh	15:08	20h	
Erase Type 2 Size	4Eh	23:16	0Fh	Sector/block size=2 <sup>N</sup> bytes 00h:NA;0Fh:32KB;10h:64KB
Erase Type 2 Erase Instruction	4Fh	31:24	52h	

Parameter ID (0) JEDEC Flash Parameter Tables 9/9

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Erase Type 3 Size	50h	07:00	LOn	Sector/block size=2 <sup>N</sup> bytes 00h:NA;0Fh:32KB;10h:64KB
Erase Type 3 Erase Instruction	51h	15:08	D8h	
Erase Type 4 Size	52h	23:16		Sector/block size=2 <sup>N</sup> bytes 00h:NA;0Fh:32KB;10h:64KB
Erase Type 4 Erase Instruction	53h	31:24	FFh	Not support



rameter ID (0) JEDEC Flash Parameter Tables 9  Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment
Multiplier from typical erase time to maximum		03:00	0011b	Multiplier value: 0h~Fh (0~15)
erase time	54h	07:04	00001b	Max. time = 2 * (Multiplier + 1) * Typical Time
		08	000016	Count value: $00h\sim1Fh$ ( $0\sim31$ ) Typical Time = (Count + 1) * Units
Erase Type 1 Erase Time (Typical)	55h	10:09	01b	Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s
		15:11	00011b	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units
Erase Type 2 Erase Time (Typical)	56h	17:16	01b	Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s
		22:18	00110b	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units
Erase Type 3 Erase Time (Typical)		24:23	01b	Units 00: 1 ms, 01: 16 ms 10b: 128ms, 11b: 1s
	57h	29:25	00000Ь	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units
Erase Type 4 Erase Time (Typical)	<i>571</i> 1	31:30	00ь	Units 00: 1ms, 01: 16ms 10b: 128 ms, 11b: 1 s
Multiplier from typical time to max time for Page or byte program	58h	03:00	0011b	Multiplier value: $0h\sim Fh (0\sim 15)$ Max. time = $2*(Multiplier + 1)*Typical Time$
Page Program Size	3611	07:04	1000b	Page size = $2^N$ bytes $2^8 = 256$ bytes, $8h = 1000b$
De co Due cuem Time (Truicel)	59h	12:08	00011b	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units
Page Program Time (Typical)		13	1b	Units 0: 8us, 1: 64us
		15:14	1111b	Count value: $0h\sim Fh (0\sim 15)$ Typical Time = $(Count + 1) * Units$
Byte Program Time, First Byte (Typical)		17:16	11110	
	5.4.1.	18	0b	Units 0: 1us, 1: 8us
Byte Program Time, Additional Byte	5Ah	22:19	0001b	Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * Units
(Typical)		23	0b	Units 0: 1us, 1: 8us
		28:24	00001b	Count value: $00h\sim1Fh$ ( $0\sim31$ ) Typical Time = (Count + 1) * Units
Chip Erase Time (Typical)		30:29	10b	Units 00: 16ms, 01: 256ms 10: 4s, 11: 64s
Reserved	5Bh	31	1b	Reserved



Prohibited Operations During Program Suspend	- 5Ch	03:00	1100b	xxx0b: May not initiate a new erase anywhere (erase nesting not permitted) xxx1b: May not initiate a new erase in the program suspended page size xx0xb: May not initiate a new page program anywhere (program nesting not permitted) xx1xb: May not initiate a new page program in the program suspended page size x0xxb: Refer to vendor datasheet for read restrictions x1xxb: May not initiate a read in the program suspended page size 0xxxb: Additional erase or program restrictions apply 1xxxb: The erase and program restrictions in bits 1:0 are sufficient
Prohibited Operations During Erase Suspend		07:04	1100Ь	xxx0b: May not initiate a new erase anywhere (erase nesting not permitted) xxx1b: May not initiate a new erase in the erase suspended erase type size xx0xb: May not initiate a page program anywhere xx1xb: May not initiate a page program in the erase suspended erase type size x0xxb: Refer to vendor datasheet for read restrictions x1xxb: May not initiate a read in the erase suspended erase type size 0xxxb: Additional erase or program restrictions apply 1xxxb: The erase and program restrictions in bits 5:4 are sufficient
Reserved		08	1b	Reserved
Program Resume to Suspend Interval (Typical)	5Dh	12:09	0000b	Count value: $0h\sim Fh (0\sim 15)$ Typical Time = $(Count + 1) * 64us$
	-	15: 13	101011	Count value: 00h~1Fh (0~31)
		17 : 16	10101b	Maximum Time = (Count + 1) * Units
Program Suspend Latency (Max.)	5Eh	19:18	01b	Units 00: 128ns, 01: 1us 10: 8us, 11: 64us
Erase Resume to Suspend Interval (Typical)		23:20	0111b	Count value: $0h\sim Fh (0\sim 15)$ Typical Time = $(Count + 1) * 64us$
		28:24	10101b	Count value: 00h~1Fh (0~31) Maximum Time = (Count + 1) * Units
Erase Suspend Latency (Max.)	5Fh	30:29	01b	Units 00: 128ns, 01: 1us 10: 8us, 11: 64us
Suspend / Resume supported		31	0b	0= Support 1= Not supported
Program Resume Instruction	60h	07:00	7Ah	Instruction to Resume a Program
Program Suspend Instruction	61h	15:08	75h	Instruction to Suspend a Program
Erase Resume Instruction	62h	23:16	7Ah	Instruction to Resume Write/Erase
Erase Suspend Instruction	63h	31:24	75h	Instruction to Suspend Write/Erase



				_
Reserved	64h	01:00	11b	Reserved: 11b
Status Register Polling Device Busy	0411	07:02	111101b	Bit 2: Read WIP bit [0] by 05h Read instruction Bit 3: Read bit 7 of Status Register by 70h Read instruction (0=not supported 1=support) Bit 07:04,Reserved: 1111b
		12:08	10011b	Count value: 00h~1Fh (0~31) Maximum Time = (Count + 1) * Units
Release from Deep Power-down (RDP) Delay (Max.)	65h	14:13	01b	Units 00: 128ns, 01: 1us 10: 8us, 11: 64us
		15	404040441	Instruction to Exit Deep Power Down
Release from Deep Power-down (RDP) Instruction	60	22:16	10101011b	FFh: Don't need command
	66h	23	101110015	
Enter Deep Power Down Instruction	671-	30:24	10111001b	Instruction to Enter Deep Power Down
Deep Power Down Supported	67h	31	0b	0: Supported 1: Not supported
4-4-4 Mode Disable Sequences	68h	03:00	1001b	Methods to exit 4-4-4 mode xxx1b: issue FFh instruction xx1xb: issue F5h instruction x1xxb: device uses a read-modify-write sequence of operations 1xxxb: issue the Soft Reset 66/99 sequence
4-4-4 Mode Enable Sequences		07 : 04 08	00001Ь	Methods to enter 4-4-4 mode x_xxx1b: set QE per QER description above, then issue instruction 38h x_xx1xb: issue instruction 38h x_x1xxb: issue instruction 35h
0-4-4 Mode Supported		09	1b	Performance Enhance Mode, Continuous Read, Execute in Place 0: Not supported 1: Supported
0-4-4 Mode Exit Method	69h	15:10	111101Ь	xx_xxx1b: Mode Bits[7:0] = 00h will terminate this mode at the end of the current read operation. xx_xx1xb: If 3-Byte address active, input Fh on DQ0-DQ3 for 8 clocks. If 4-Byte address active, input Fh on DQ0-DQ3 for 10 clocks. xx_x1xxb: Reserved xx_1xxxb: Input Fh (mode bit reset) on DQ0-DQ3 for 8 clocks. x1_xxxxb: Mode Bit[7:0] ≠ Axh 1x_xxxxb: Reserved
0-4-4 Mode Entry Method		19 : 16	1101h	xxx1b: Mode Bits[7:0] = A5h Note: QE must be set prior to using this mode x1xxb: Mode Bit[7:0]=Axh 1xxxb: Reserved
Quad Enable (QE) bit Requirements	6Ah	22:20	100Ь	000b: No QE bit. Detects 1-1-4/1-4- 4 reads based on instruction 001b: QE is bit 1 of status register 2. 010b: QE is bit 6 of Status Register. where 1=Quad Enable or 0=not Quad Enable 111b: Not Supported
				1
HOLD and RESET Disable by bit 4 of Ext. Configuration Register		23	0b	0: Not supported



Volatile or Non-Volatile Register and Write Enable Instruction for Status Register 1	6Ch	06:00	1101001b	xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06h to enable write xxx_1xxxb: Non-Volatile/Volatile status regist 1 powers-up to last written value in the nonvolatile status register, use instruction 06h to enable write to non-volatile status register. Volatile status register may be activated after power-up to override the non-volatile status register, use instruction 50h to enable write and activate the volatile status register. xx1_xxxxb: Status Register 1 contains a mix of	
				volatile and non-volatile bits. The 06h instruction is used to enable writing of the register. x1x_xxxxb: Reserved 1xx_xxxxb: Reserved	
Reserved		07	1b	Reserved	
Soft Reset and Rescue Sequence Support	6Dh	13:08	010000ь	Return the device to its default power-on state Exit 4-Byte Addressing issue reset enable instruction 66h, then issue reset instruction 99h.	
		15 : 14	00b	xx_xxxx_xxx1b: issue instruction E9h to exit 4- Byte address mode (write enable instruction 06h	
Exit 4-Byte Addressing	6Eh	23:16	11000000Ь	is not required)  xx_xxxx_1xxb: 8-bit volatile extended address register used to define A[31:A24] bits. Read with instruction C8h. Write instruction is C5h, data length is 1 byte. Return to lowest memory segment by setting A[31:24] to 00h and use 3-Byte addressing.  xx_xx1x_xxxxb: Hardware reset  xx_x1x_xxxxb: Software reset (see bits 13:8 in this DWORD) xx_1xxx_xxxxb: Power cycle x1_xxxx_xxxxb: Reserved  1x_xxxx_xxxxxb: Reserved	
Enter 4-Byte Addressing	6Fh	31:24	10000000Ь	xxxx_xxx1b: issue instruction B7h (preceding write enable not required) xxxx_x1xxb: 8-bit volatile extended address register used to define A[31:24] bits. Read with instruction C8h. Write instruction is C5h with 1 byte of data. Select the active 128 Mbit memory segment by setting the appropriate A[31:24] bits and use 3-Byte addressing. xx1x_xxxxb: Supports dedicated 4-Byte address instruction set. Consult vendor data sheet for the instruction set definition. 1xxx_xxxxb: Reserved	



Parameter ID (0) JEDEC Flash Parameter Tables 9/9

Description	Add(h) (Byte)	DW Add (Bit)	Data	Comment
Support for (1-1-1) READ Command, Instruction=13h		00	0b	0=not supported 1=supported
Support for (1-1-1) FAST_READ Command, Instruction=0Ch		01	0b	0=not supported 1=supported
Support for (1-1-2) FAST_READ Command, Instruction=3Ch		02	Ob	0=not supported 1=supported
Support for (1-2-2) FAST_READ Command, Instruction=BCh	COb	03	0b	0=not supported 1=supported
Support for (1-1-4) FAST_READ Command, Instruction=6Ch	C0h	04	0b	0=not supported 1=supported
Support for (1-4-4) FAST_READ Command, Instruction=ECh		05	0b	0=not supported 1=supported
Support for (1-1-1) Page Program Command, Instruction=12h		06	0b	0=not supported 1=supported
Support for (1-1-4) Page Program Command, Instruction=34h		07	0b	0=not supported 1=supported
Support for (1-4-4) Page Program Command, Instruction=3Eh		08	0b	0=not supported 1=supported
Support for Erase Command – Type 1 size, Instruction lookup in next Dword		09	0b	0=not supported 1=supported
Support for Erase Command – Type 2 size, Instruction lookup in next Dword		10	0b	0=not supported 1=supported
Support for Erase Command – Type 3 size, Instruction lookup in next Dword	C1h	11	0b	0=not supported 1=supported
Support for Erase Command – Type 4 size, Instruction lookup in next Dword		12	0b	0=not supported 1=supported
Support for (1-1-1) DTR_Read Command, Instruction=0Eh		13	0b	0=not supported 1=supported
Support for (1-2-2) DTR_Read Command, Instruction=BEh		14	0b	0=not supported 1=supported
Support for (1-4-4) DTR_Read Command, Instruction=EEh		15	0b	0=not supported 1=supported
Support for volatile individual sector lock Read command, Instruction=E0h		16	0b	0=not supported 1=supported
Support for volatile individual sector lock Write command, Instruction=E1h		17	0b	0=not supported 1=supported
Support for non-volatile individual sector lock read command, Instruction=E2h	C2h	18	0b	0=not supported 1=supported
Support for non-volatile individual sector lock write command, Instruction=E3h		19	Ob	0=not supported 1=supported
Reserved		23:20	1111b	Reserved
Reserved	C3h	31 : 24	FFh	Reserved
Instruction for Erase Type 1	C4h	07:00	FFh	FFh=not supported
Instruction for Erase Type 2	C5h	15:08	FFh	FFh=not supported
Instruction for Erase Type 3	C6h	23:16	FFh	FFh=not supported
Instruction for Erase Type 4	C7h	31:24	FFh	FFh=not supported



Parameter ID (0) Flash Parameter Tables

Description	Add (h) (Byte)	DW Add (Bit)	Data	Comment		
V 1	D11 D01	07:00	00h	2000h=2.000V 2700h=2.700V		
Vcc supply maximum voltage	D1h:D0h	15:08	20h	3600h=3.600V		
		23:16	50h	1650h=1.65V 1750h=1.75V		
Vcc supply minimum voltage	D3h:D2h	31:24	16h	2250h=2.25V 2300h=2.3V 2350h=2.35V 2650h=2.65V 2700h=2.7V		
H/W Reset# pin		0		0 = not supported 1 = supported		
H/W Hold# pin		1		0 = not supported 1 = supported		
Deep Power Down Mode		2		0 = not supported 1 = supported		
S/W Reset		3		0 = not supported 1 = supported		
S/W Reset Instruction	D5h:D4h	11:04	F99Fh	Reset Enable(66h)should be issued before Reset instruction		
Program suspend/resume		12		0 = not supported 1 = supported		
Erase suspend/resume		13		0 = not supported 1 = supported		
Unused		14		33,500		
Wrap-Around Read mode		15		0 = not supported 1 = supported		
Wrap-Around Read mode instruction	D6h	23:16	77h			
Wrap-Around Read data length	D7h	31:24	64h	08h:support 8B wrap-around read 16h:8B&16B 32h:8B&16B&32B 64h:8B&16B&32B&64B		
Individual block lock		0		0 = not supported 1 = supported		
Individual block lock bit(Volatile/Nonvolatile)		1		0:Volatile 1:Nonvolatile		
Individual block lock Instruction		09:02		0 = not supported 1 = supported		
Individual block lock Volatile protect bit default protect status		10	<b>2</b> 0001	0:Protect 1:Unprotect		
Secured OTP	DBh:D8h	11	E800h	0 = not supported 1 = supported		
Read Lock		12		0 = not supported 1 = supported		
Permanent Lock		13		0 = not supported 1 = supported		
Unused		15:14				
Unused		31:16	FFFFh			
Unused	DFh:DCh	31:00	FFFFFFFh			

Note 1: (**x-y-z**) means I/O mode nomenclature used to indicate the number of active pins used for the instruction (x), address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1), (2-2-2), and (4-4-4);

Note 2: Wait States is required dummy clock cycles after the address bits or optional mode clocks;

Note 3: **Mode clocks** is optional control bits that follow the address bits. These bits are driven by the system controller if they are specified. (eg,read performance enhance toggling bits);

Note 4: 4KB=2^0Ch,32KB=2^0Fh,64KB=2^10h;;

Note 5: All unused and undefined area data is blank FFh.

.



#### **7.2.33** Erase Security Registers (44h)

The XM25LU32C offers three 1024-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable instruction must be executed before the device will accept the Erase Security Register Instruction (Status Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the instruction code "44h" followed by a 24-bit address (A23-A0) to erase one of the three security registers.

ADDRESS	A23-16	A15-12	A11-10	A9-0
Security Register #1	00h	0001	0 0	Don't Care
Security Register #2	00h	0010	0 0	Don't Care
Security Register #3	00h	0 0 1 1	0 0	Don't Care

The Erase Security Register instruction sequence is shown in Figure 39. The /CS pin must be driven high after the eighth bit of the last byte has been latched. If this is not done the instruction will not be executed. After /CS is driven high, the self-timed Erase Security Register operation will commence for a time duration of tse (See AC Characteristics). While the Erase Security Register cycle is in progress, the Read Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions again. After the Erase Security Register cycle has finished the Write Enable Latch (WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB3-1) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, Erase Security Register instruction to that register will be ignored (Refer to section 6.1.9 for detail descriptions)..




Figure 39. Erase Security Registers Instruction (SPI Mode only)

#### 7.2.34 Program Security Registers (42h)

The Program Security Register instruction is similar to the Page Program instruction. It allows from one byte to 1024 bytes of security register data to be programmed at previously erased (FFh) memory locations. A Write Enable instruction must be executed before the device will accept the Program Security Register Instruction (Status Register bit WEL= 1). The instruction is initiated by driving the /CS pin low then shifting the instruction code "42h" followed by a 24-bit address (A23-A0) and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the instruction while data is being sent to the device.

ADDRESS	A23-16	A15-12	A11-10	A9-0
---------	--------	--------	--------	------



Security Register #1	00h	0 0 0 1	0 0	Byte Address
Security Register #2	00h	0 0 1 0	0 0	Byte Address
Security Register #3	00h	0 0 1 1	0 0	Byte Address

The Program Security Register instruction sequence is shown in Figure 40. The Security Register Lock Bits (LB3-1) in the Status Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding security register will be permanently locked, Program Security Register instruction to that register will be ignored (Refer to section 6.1.9 for detail descriptions).




Figure 40. Program Security Registers Instruction (SPI Mode only)



#### 7.2.35 Read Security Registers (48h)

The Read Security Register instruction is similar to the Fast Read instruction and allows one or more data bytes to be sequentially read from one of the three security registers. The instruction is initiated by driving the /CS pin low and then shifting the instruction code "48h" followed by a 24-bit address (A23-A0) and eight "dummy" clocks into the DI pin. The code and address bits are latched on the rising edge of the CLK pin. After the address is received, the data byte of the addressed memory location will be shifted out on the DO pin at the falling edge of CLK with most significant bit (MSB) first. The byte address is automatically incremented to the next byte address after each byte of data is shifted out. Once the byte address reaches the last byte of the register (byte address 3FFh), it will reset to address 00h, the first byte of the register, and continue to increment. The instruction is completed by driving /CS high. The Read Security Register instruction sequence is shown in Figure 41. If a Read Security Register instruction is ignored and will not have any effects on the current cycle. The Read Security Register instruction allows clock rates from D.C. to a maximum of FR (see AC Electrical Characteristics).

ADDRESS	A23-16	A15-12	A11-10	A9-0
Security Register #1	00h	0001	0 0	Byte Address
Security Register #2	00h	0010	0 0	Byte Address
Security Register #3	00h	0 0 1 1	0 0	Byte Address

Note: If the 24-bit address (A23-A0) out of the table, the data of the addressed memory location will always be FFh.




Figure 41. Read Security Registers Instruction (SPI Mode only)

#### 7.2.36 Set Read Parameters (C0h)

In QPI mode, to accommodate a wide range of applications with different needs for either maximum read frequency or minimum data access latency, "Set Read Parameters (C0h)" instruction can be used to configure the number of dummy clocks for "Fast Read (0Bh)", "Fast Read Quad I/O (EBh)" & "Burst Read with Wrap (0Ch)" instructions, and to configure the number of bytes of "Wrap Length" for the "Burst Read with Wrap (0Ch)" instruction.

In Standard SPI mode, the "Set Read Parameters (C0h)" instruction is not accepted. The dummy clocks for various Fast Read instructions in Standard/Dual/Quad SPI mode are set in Dummy Cycle Bits, please refer to the Status register 3 for



details. The "Wrap Length" is set by W5-4 bit in the "Set Burst with Wrap (77h)" instruction.

The default "Wrap Length" after a power up or a Reset instruction is 8 bytes, the default number of dummy clocks is 2 for STR, 4 for DTR. The number of dummy clocks is only programmable for "Fast Read (0Bh/0Dh)", "Fast Read Quad I/O (EBh/EDh)" & "Burst Read with Wrap (0Ch/0Eh)" instructions in the QPI mode. Whenever the device is switched from SPI mode to QPI mode, the number of dummy clocks should be set again, prior to any 0B/0Dh, EB/EDh or 0C/0Eh instructions.

		STR F	ast Read	DTR F	ast Read	P1 – P0		Wrap Length	
P5	– P4	Dummy Clocks	Max Read Freq	Dummy Clocks	Max Read Freq				
0	0	2	40MHz	4	66MHz	0	0	8-byte	
0	1	4	80MHz	6	66MHz	0	1	16-byte	
1	0	6	108MHz	8	80MHz	1	0	32-byte	
1	1	8	133MHz	10	80MHz	1	1	64-byte	




Figure 42. Set Read Parameters Instruction (QPI Mode only)



#### 7.2.37 Burst Read with Wrap (0Ch)

The "Burst Read with Wrap (0Ch)" instruction provides an alternative way to perform the read operation with "Wrap Around" in QPI mode. The instruction is similar to the "Fast Read (0Bh)" instruction in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Length" once the ending boundary is reached.

The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters (C0h)" instruction.




Figure 43. Burst Read with Wrap Instruction (QPI Mode only)



#### 7.2.38 DTR Burst Read with Wrap (0Eh)

The "DTR Burst Read with Wrap (0Eh)" instruction provides an alternative way to perform the read operation with "Wrap Around" in QPI mode. The instruction is similar to the "Fast Read (0Bh)" instruction in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Length" once the ending boundary is reached

The "Wrap Length" can be configured by the "Set Read Parameters (C0h)" instruction.




Figure 44. DTR Burst Read with Wrap Instruction (QPI Mode only)



#### **7.2.39 Enter QPI Mode (38h)**

The XM25LU32C support both Standard/Dual/Quad Serial Peripheral Interface (SPI) and Quad Peripheral Interface (QPI). However, SPI mode and OPI mode cannot be used at the same time. "Enter OPI (38h)" instruction is the only way to switch the device from SPI mode to QPI mode.

Upon power-up, the default state of the device upon is Standard/Dual/Quad SPI mode. This provides full backward compatibility with earlier generations of XMC serial flash memories. See Instruction Set Table 1-3 for all supported SPI commands. In order to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register-2 must be set to 1 first, and an "Enter QPI (38h)" instruction must be issued. If the Quad Enable (QE) bit is 0, the "Enter QPI (38h)" instruction will be ignored and the device will remain in SPI mode.

See Instruction Set Table 3 for all the commands supported in QPI mode.

When the device is switched from SPI mode to QPI mode, the existing Write Enable and Program/Erase Suspend status, and the Wrap Length setting will reset to default.




Figure 45. Enter QPI Instruction (SPI Mode only)



# 7.2.40 Exit QPI Mode (FFh)

In order to exit the QPI mode and return to the Standard/Dual/Quad SPI mode, an "Exit QPI (FFh)" instruction must be issued.

When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch (WEL) and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.




Figure 46. Exit QPI Instruction (QPI Mode only)



#### 7.2.41 Enable Reset (66h) and Reset Device (99h)

Because of the small package and the limitation on the number of pins, the XM25LU32C provide a software Reset instruction instead of a dedicated RESET pin. Once the Reset instruction is accepted, any on-going internal operations will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch (WEL) status, Program/Erase Suspend status, Read parameter setting (P7-P0) and Wrap Bit setting (W6-W4).

"Enable Reset (66h)" and "Reset (99h)" instructions can be issued in either SPI mode or QPI mode. To avoid accidental reset, both instructions must be issued in sequence. Any other commands other than "Reset (99h)" after the "Enable Reset (66h)" command will disable the "Reset Enable" state. A new sequence of "Enable Reset (66h)" and "Reset (99h)" is needed to reset the device. Once the Reset command is accepted by the device, the device will take approximately tSR=28us to reset. During this period, no command will be accepted.

Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.




Figure 47a. Enable Reset and Reset Instruction Sequence (SPI Mode)




Figure 47b. Enable Reset and Reset Instruction Sequence (QPI Mode)



#### 8. ELECTRICAL CHARACTERISTICS

#### 8.1 Absolute Maximum Ratings (1)(2)

PARAMETERS	SYMBOL	CONDITIONS	RANGE	UNIT
Supply Voltage	VCC		–0.6 to 4.6V	V
Voltage Applied to Any Pin	Vio	Relative to Ground	-0.6 to VCC+0.4	V
Transient Voltage on any Pin	VIOT	<20nS Transient Relative to Ground	-2.0V to VCC+2.0V	V
Storage Temperature	Tstg		-65 to +150	$\mathcal C$
Lead Temperature	TLEAD (3)		See Note (3)	$\mathcal C$
Electrostatic Discharge Voltage	VESD <sup>(2)</sup>	Human Body Model	-2000 to +2000	V

#### **Notes:**

#### 8.2 Operating Ranges

SYMB			SP			
PARAMETER	OL	CONDITIONS		MIN	MAX	UNIT
Supply Voltage	VCC(1)	$F_R = 133MHz$ ,	fR = 80MHz	1.65	2.0	V
Ambient		Industrial		-40	+85	${\mathbb C}$
Temperature, Operating	TA	Industrial Plus		-40	+105	${\mathfrak C}$

#### Note:

1.VCC voltage during Read can operate across the min and max range but should not exceed ±10% of the programming (erase/write) voltage.

<sup>1.</sup> This device has been designed and tested for the specified operation ranges. Proper operation outside of these levels is not guaranteed. Exposure to absolute maximum ratings may affect device reliability. Exposure beyond absolute maximum ratings may cause permanent damage.

<sup>2.</sup>JEDEC Std JESD22-A114A (C1=100pF, R1=1500 ohms, R2=500 ohms).

<sup>3.</sup>Compliant with JEDEC Standard J-STD-20C for small body Sn-Pb or Pb-free (Green) assembly and the European directive on restrictions on hazardous substances (RoHS) 2002/95/EU.



# 8.3 Power-Up Power-Down Timing and Requirements(1)

DADAMETED	CVMDOI	S	LINIUE	
PARAMETER	SYMBOL	MIN	MAX	UNIT
VCC (min) to /CS Low	tVSL	1.5		ms
Power Ramp Up Time	tPUW	2		ms
Write Inhibit Threshold Voltage	Vwi	1.0	1.4	V
The minimum duration for ensuring initialization will occur	tPWD	100		us
VCC voltage needed to below VPWD for ensuring initialization will occur	VPWD		1	V

#### Note:

1. These parameters are characterized only.




Figure 50a. Power-up Timing and Voltage Levels




Figure 50b. Power-up, Power-Down Requirement



# **8.3.1** Power Cycle Requirement

For power cycle, the system must not initial the power-up sequence until Vcc drops down to VPWD and keeps a tPWD for device to initialization correctly.




Figure 50c. Power-up, Power-Down Requirement



# **8.4** DC Electrical Characteristics

(-40~85°C)

D. D. J. S.		G0375707037G		SPEC		TINITE
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Input Leakage	ILI				±2	μΑ
I/O Leakage	ILO				<u>+2</u>	μΑ
Standby Current	ICC1	/CS = VCC, VIN = GND or VCC		14	25	μΑ
Power-down Current	ICC2	/CS = VCC, VIN = GND or VCC		0.2	10	μΑ
		CLK=0.1VCC/0.9VCC at 133MHz, Q=Open (x4 I/O)		6.5	8	mA
Operating Current (Read) (1)		CLK=0.1VCC/0.9VCCat 104MHz, Q=Open (x4 I/O)		5.5	7	mA
		CLK=0.1VCC/0.9VCC at 80MHz, Q=Open (x4 I/O)		5	6	mA
	ICC3	CLK=0.1VCC/0.9VCC at 66MHz, Q=Open (x4 I/O DTR)		5.5	7	mA
		CLK=0.1VCC/0.9VCC at 80MHz, Q=Open (x1 I/O)		4	5.5	mA
		CLK=0.1VCC/0.9VCC at 50MHz, Q=Open (x4 I/O)		3.5	5	mA
		CLK=0.1VCC/0.9VCC at 50MHz, Q=Open (x1 I/O)		3	4.5	mA
Operating Current (PP)	ICC5	CS# = VCC		8	15	mA
Operating Current (WRSR)	ICC6	CS# = VCC		3	12	mA
Operating Current (SE,BE)	ICC7	CS# = VCC		8	15	mA
Operating Current (CE)	ICC7	CS# = VCC		8	15	mA
Input Low Voltage	VIL		-0.5		VCC x 0.2	V
Input High Voltage	VIH		VCC x 0.8		VCC + 0.4	V
Output Low Voltage	Vol	IOL = 100 μA			0.2	V
Output High Voltage	VOH	IOH = -100 μA	VCC - 0.2			V

#### **Notes:**

(1) 0XFF Pattern.



# (-40~105°C)

		COMPANYONG		SPEC			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
Input Leakage	ILI				±2	μΑ	
I/O Leakage	ILO				<u>+2</u>	μΑ	
Standby Current	ICC1	/CS = VCC, VIN = GND or VCC		14	50	μΑ	
Power-down Current	ICC2	/CS = VCC, VIN = GND or VCC		0.2	15	μΑ	
		CLK=0.1VCC/0.9VCC at 133MHz, Q=Open (x4 I/O)		6.5	8	mA	
Operating Current (Read) (1)		CLK=0.1VCC/0.9VCCat 104MHz, Q=Open (x4 I/O)		5.5	7	mA	
		CLK=0.1VCC/0.9VCC at 80MHz, Q=Open (x4 I/O)		5	6	mA	
	ICC3	CLK=0.1VCC/0.9VCC at 66MHz, Q=Open (x4 I/O DTR)		5.5	7	mA	
		CLK=0.1VCC/0.9VCC at 80MHz, Q=Open (x1 I/O)		4	5.5	mA	
		CLK=0.1VCC/0.9VCC at 50MHz, Q=Open (x4 I/O)		3.5	5	mΑ	
		CLK=0.1VCC/0.9VCC at 50MHz, Q=Open (x1 I/O)		3	4.5	mA	
Operating Current (PP)	ICC5	CS# = VCC		8	15	mA	
Operating Current (WRSR)	ICC6	CS# = VCC		3	12	mA	
Operating Current (SE,BE)	ICC7	CS# = VCC		8	15	mA	
Operating Current (CE)	ICC7	CS# = VCC		8	15	mA	
Input Low Voltage	VIL		-0.5		VCC x 0.2	V	
Input High Voltage	VIH		VCC x 0.8		VCC + 0.4	V	
Output Low Voltage	Vol	IOL = 100 μA			0.2	V	
Output High Voltage	VOH	IOH = -100 μA	VCC - 0.2			V	

#### **Notes:**

(1) 0XFF Pattern.



# 8.5 AC Measurement Conditions(1)

DADAMETED	CVMDOI	S	LINIT	
PARAMETER	SYMBOL	MIN	MAX	UNIT
Load Capacitance	CL		30	pF
Input Rise and Fall Times	TR, TF		5	ns
Input Pulse Voltages	Vin	0.1 VCC to 0.9 VCC		V
Input Timing Reference Voltages	IN	0.3 VCC to 0.7 VCC		V
Output Timing Reference Voltages	Оит	0.5 VCC to 0.5 VCC		V

#### Note:

1. Output Hi-Z is defined as the point where data out is no longer driven.




Figure 51. AC Measurement I/O Waveform



# 8.6 AC Electrical Characteristics<sup>(5)</sup>

(-40~85°C)

DESCRIPTION				SPEC		
DESCRIPTION	SYMBOL	ALT	MIN	TYP	MAX	UNIT
Serial Clock Frequency For: all commands except Read (03H) and DTR Quad I/O Fast Read	fc	$f_{C1}$	D.C.		133 <sup>(1)</sup>	MHz
Serial Clock Frequency For: DTR Quad I/O Fast Read	FR	f <sub>C2</sub>	D.C		80	MHz
Serial Clock Frequency For: Read (03H)	fR		D.C.		80	MHz
Clock High, Low Time	tCLH, tCLL <sup>(2)</sup>		45% PC			ns
Serial Clock Rise Time (Slew Rate)	tCLCH <sup>(3)</sup>		0.1			V/ns
Serial Clock Fall Time (Slew Rate)	tCHCL(3)		0.1			V/ns
/CS Active Setup Time relative to CLK	tSLCH	tCSS	5			ns
/CS Not Active Hold Time relative to CLK	tCHSL		5			ns
Data In Setup Time	tDVCH	tDSU	2			ns
Data In Hold Time	tCHDX	tDH	3			ns
/CS Active Hold Time relative to CLK	tCHSH		5			ns
/CS Not Active Setup Time relative to CLK	tshch		5			ns
/CS Deselect Time (for Read)	tshsl1	tCSH	7			ns
/CS Deselect Time (for Erase or Program or write)	tsHsL2	tCSH	30			ns
Output Disable Time	tSHQZ <sup>(3)</sup>	tDIS			6	ns
Clock Low to Output Valid for 30pF	tCLQV	tV			7	ns
Clock Low to Output Valid for 15pF	tCLQV	tV			6	ns
Output Hold Time	tCLQX	tHO	1			ns
/HOLD Active Setup Time relative to CLK	tHLCH		5			ns
/HOLD Active Hold Time relative to CLK	tCHHH		5			ns
/HOLD Not Active Setup Time relative to CLK	tHHCH		5			ns
/HOLD Not Active Hold Time relative to CLK	tCHHL		5			ns

 ${\sf Continued-next\ page\ AC\ Electrical\ Characteristics\ } (cont'd)$ 



AC Electrical Characteristics (cont'd)

				SPEC			
DESCRIPTION	SYMBOL	ALT	MIN	TYP	MAX	UNIT	
/HOLD to Output Low-Z	tHHQX <sup>(3)</sup>	tLZ			6	ns	
/HOLD to Output High-Z	tHLQZ <sup>(3)</sup>	tHZ			6	ns	
Write Protect Setup Time Before /CS Low	tWHSL <sup>(4)</sup>		20			ns	
Write Protect Hold Time After /CS High	tSHWL <sup>(4)</sup>		100			ns	
/CS High to Power-down Mode	tDP(3)				3	μs	
/CS High to Standby Mode without ID Read	tRES1(3)				20	μs	
/CS High to Standby Mode with ID Read	tRES2 <sup>(3)</sup>				20	μs	
/CS High to next Instruction after Suspend	tSUS <sup>(3)</sup>				22	μs	
Latency Between Resume And Next Suspend	tERS <sup>(2)</sup>		50			μs	
/RESET pin Low period to reset the device	tRESET(3)(5)		1			μs	
Write Status Register Time	tW			0.05	15	ms	
Page Program Time	tPP			0.25	2	ms	
Sector Erase Time (4KB)	tSE			25	300	ms	
Block Erase Time (32KB)	tBE1			0.06	0.4	s	
Block Erase Time (64KB)	tBE2			0.1	0.8	S	
Chip Erase Time	tCE <sup>(7)</sup>			5	20	S	
Software Reset Latency(WIP = write operation)	t <sub>SR</sub>				28	μs	
Software Reset Latency(WIP = not in write operation)	t <sub>SR</sub>				0.3	μs	

#### **Notes:**

- 1. For EBh command, when 4-bytes address alignment start address from [A1,A0]=(0,0).
- $2. Clock\ high\ or\ Clock\ low\ must\ be\ more\ than\ or\ equal\ to\ 45\% Pc.\ Pc=1/fc(max).$
- 3. Value guaranteed by design and/or characterization, not 100% tested in production.
- 4.Only applicable as a constraint for a Write Status Register instruction when SRP[1:0]=(0,1).
- 5.It's possible to reset the device with shorter tRESET (as short as a few hundred ns), a 1us minimum is recommended to ensure reliable operation.
- 6.4-bytes address alignment for Dual/Qual IO read with default dummy.
- 7.For Blank Flash (FFh pattern),the chip erase typical time will be 2s.



# (-40~105°C)

DESCRIPTION						
DESCRIPTION	SYMBOL	ALT	MIN	TYP	MAX	UNIT
Serial Clock Frequency For: all commands except Read (03H) and DTR Quad I/O Fast Read	fc	$f_{C1}$	D.C.		133 <sup>(1)</sup>	MHz
Serial Clock Frequency For: DTR Quad I/O Fast Read	Fr	f c2	D.C.		80	MHz
Serial Clock Frequency For: Read (03H)	fR		D.C.		80	MHz
Clock High, Low Time	tCLH, tCLL <sup>(2)</sup>		45% PC			ns
Serial Clock Rise Time (Slew Rate)	tCLCH <sup>(3)</sup>		0.1			V/ns
Serial Clock Fall Time (Slew Rate)	tCHCL <sup>(3)</sup>		0.1			V/ns
/CS Active Setup Time relative to CLK	tSLCH	tCSS	5			ns
/CS Not Active Hold Time relative to CLK	tCHSL		5			ns
Data In Setup Time	tDVCH	tDSU	2			ns
Data In Hold Time	tCHDX	tDH	3			ns
/CS Active Hold Time relative to CLK	tCHSH		5			ns
/CS Not Active Setup Time relative to CLK	tshch		5			ns
/CS Deselect Time (for Read)	tSHSL1	tCSH	7			ns
/CS Deselect Time (for Erase or Program or write)	tshsl2	tCSH	30			ns
Output Disable Time	tshqz(3)	tDIS			6	ns
Clock Low to Output Valid for 30pF	tCLQV	tV			7	ns
Clock Low to Output Valid for 15pF	tCLQV	tV			6	ns
Output Hold Time	tCLQX	tHO	1			ns
/HOLD Active Setup Time relative to CLK	tHLCH		5			ns
/HOLD Active Hold Time relative to CLK	tCHHH		5			ns
/HOLD Not Active Setup Time relative to CLK	tHHCH		5			ns
/HOLD Not Active Hold Time relative to CLK	tCHHL		5			ns

 $Continued-next\ page\ AC\ Electrical\ Characteristics\ (cont'd)$ 



AC Electrical Characteristics (cont'd)


DESCRIPTION				SPE	С	
DESCRIPTION	SYMBOL	ALT	MIN	TYP	MAX	UNIT
/HOLD to Output Low-Z	thhQX <sup>(3)</sup>	tLZ			6	ns
/HOLD to Output High-Z	tHLQZ <sup>(3)</sup>	tHZ			6	ns
Write Protect Setup Time Before /CS Low	tWHSL <sup>(4)</sup>		20			ns
Write Protect Hold Time After /CS High	tSHWL <sup>(4)</sup>		100			ns
/CS High to Power-down Mode	tDP <sup>(3)</sup>				3	μs
/CS High to Standby Mode without ID Read	tRES1(3)				20	μs
/CS High to Standby Mode with ID Read	tres2(3)				20	μs
/CS High to next Instruction after Suspend	tsus <sup>(3)</sup>				22	μs
Latency Between Resume And Next Suspend	tERS <sup>(2)</sup>		50			μs
/RESET pin Low period to reset the device	treset(3)(5)		1			μs
Write Status Register Time	tW			0.05	15	ms
Page Program Time	tPP			0.25	2	ms
Sector Erase Time (4KB)	tse			25	300	ms
Block Erase Time (32KB)	tBE <sub>1</sub>			0.06	0.4	s
Block Erase Time (64KB)	tBE2			0.1	0.8	s
Chip Erase Time	tCE <sup>(7)</sup>			5	20	S
Software Reset Latency(WIP = write operation)	t <sub>SR</sub>				28	μs
Software Reset Latency(WIP = not in write operation)	t <sub>SR</sub>				0.3	μs

#### **Notes:**


- 1. For EBh command, when 4-bytes address alignment start address from [A1,A0]=(0,0).
- 2.Clock high or Clock low must be more than or equal to 45% Pc. Pc=1/fc(max).
- 3. Value guaranteed by design and/or characterization, not 100% tested in production.
- 4.Only applicable as a constraint for a Write Status Register instruction when SRP[1:0]=(0,1).
- 5.It's possible to reset the device with shorter tRESET (as short as a few hundred ns), a 1us minimum is recommended to ensure reliable operation.
- 6.4-bytes address alignment for Dual/Qual IO read with default dummy.
- 7. For Blank Flash (FFh pattern), the chip erase typical time will be 2s.




# 8.7 Serial Output Timing




# 8.8 Serial Input Timing



# 8.9 /HOLD Timing




# 8.10 /WP Timing





# 9. PACKAGE SPECIFICATIONS

# 9.1 SOP 150mil 8L (Package Code J)




		Millimeters			Inches			
Symbol	Min	Nom	Max	Min	Nom	Max		
A	1.35	1.60	1.75	0.053	0.063	0.069		
A1	0.10	0.15	0.25	0.004	0.006	0.010		
A2	1.35	1.45	1.55	0.053	0.057	0.061		
b	0.31		0.51	0.012		0.020		
С	0.17		0.25	0.007		0.010		
D	4.80	4.90	5.00	0.189	0.193	0.197		
E		6.00	BSC		0.23	6 BSC		
E1	3.80	3.90	4.00	0.150	0.154	0.157		
e		1.27	BSC		0.050 BSC			
L	0.40	0.66	0.90	0.016	0.026	0.035		
CP			0.10			0.004		
θ	0 °		8°	0 °		8°		

Note: Both the package length and width do not include the mold flash.




# 9.2 SOP 208mil 8L (Package Code H)



		Millimeters		Inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
A	1.75	2.0	2.16	0.069	0.077	0.085	
A1	0.05	0.15	0.25	0.002	0.006	0.010	
A2	1.70	1.80	1.91	0.067	0.071	0.075	
b	0.35	0.42	0.50	0.014	0.017	0.019	
С	0.19	0.20	0.25	0.007	0.008	0.010	
D	5.18	5.28	5.38	0.204	0.208	0.212	
D1	5.13	5.23	5.33	0.202	0.206	0.210	
Е	5.18	5.28	5.38	0.204	0.208	0.212	
E1	5.13	5.23	5.33	0.202	0.206	0.210	
e		1.27 BSC			0.050 BSC		
Н	7.70	7.90	8.10	0.303	0.311	0.319	
L	0.50	0.65	0.80	0.020	0.026	0.031	
у			0.10			0.004	
θ	0 °		8°	0 °		8°	




# 9.3 USON 2x3 8L (Package Code U)



Crosshol	I	Millimeters		]	Inches	
Symbol	Min	Nom	Max	Min	Nom	Max
A	0.45	0.5	0.55	0.018	0.020	0.022
A1	0	0.02	0.05	0.000	0.001	0.002
b	0.2	0.25	0.3	0.008	0.010	0.012
A3		0.152REF			0.006REF	
D	1.9	2	2.1	0.114	0.118	0.122
D2	1.55	1.6	1.65	0.061	0.063	0.065
Е	2.9	3	3.1	0.075	0.079	0.083
E2	0.15	0.2	0.25	0.006	0.008	0.010
e		0.50BSC		0.020BSC		
L	0.4	0.45	0.5	0.016	0.018	0.020
eee						




# 9.4 USON 4x3 8L (Package Code U2)



Cb al		Millime	ters		Inche	s
Symbol	Min	Nom	Max	Min	Nom	Max
A	0.50	0.55	0.60	0.020	0.022	0.024
A1	0.00	0.02	0.05	0.000	0.001	0.002
b	0.25	0.30	0.35	0.010	0.012	0.014
A3		0.15 REF			0.006REF	
D		4.00 BSC			0.157 BSC	
D2	0.70	0.80	0.90	0.028	0.031	0.035
Е		3.00 BSC			0.118 BSC	
E2	0.10	0.20	0.30	0.004	0.008	0.012
e		0.80BSC			0.031BSC	
L	0.55	0.60	0.65	0.022	0.024	0.026
eee	0.00		0.08	0.000		0.003




# 9.5 WSON 5x6 8L (Package Code W)



Ck-al		Millim	eters		Inches		
Symbol	Min	Nom	Max	Min	Nom	Max	
A	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	0.02	0.05	0.000	0.001	0.002	
b	0.35	0.40	0.45	0.014	0.016	0.018	
A3		0.203 REF			0.008 REF		
D	4.90	5.00	5.10	0.193	0.197	0.201	
D2	4.20	4.30	4.40	0.165	0.169	0.173	
Е	5.90	6.00	6.10	0.232	0.236	0.240	
E2	3.30	3.40	3.50	0.130	0.134	0.138	
e		1.27 BSC			0.050 BSC		
L	0.50	0.60	0.70	0.020	0.024	0.028	
eee	0.00		0.08	0.000		0.003	




# 9.6 TFBGA 6x8 24ball (Package Code B, 6x4 ball array)



		Millimeters		Inches			
Symbol	Min	Nom	Max	Min	Nom	Max	
A			1.20			0.047	
A1	0.25	0.30	0.35	0.010	0.012	0.014	
b	0.35	0.40	0.45	0.014	0.016	0.018	
D	7.95	8.00	8.05	0.313	0.315	0.317	
D1	5.00 BSC			0.197 BSC			
Е	5.95	6.00	6.05	0.234	0.236	0.238	
E1	3.00 BSC			0.118 BSC			
e		1.00 BSC		0.039 BSC			

# 9.7 TFBGA 6x8 24ball (Package Code B2, 5x5 ball array)






Cl l		Millimeters		Inches			
Symbol	Min Nom		Max	Min	Nom	Max	
A			1.20			O.047	
A1	0.25	0.30	0.35	0.010	0.012	0.014	
A2		0.79			0.033		
b	0.35	0.40	0.45	0.014	0.016	0.018	
D	7.90	8.00	8.10	0.311	0.315	0.319	
D1		4.00 BSC		0.157 BSC			
Е	5.90	6.00	6.10	0.232	0.236	0.240	
E1	4.00 BSC			0.157 BSC			
SE	1.00 TYP 0.039 TYP						
SD	1.00 TYP			0.039 TYP			
e		1.00 BSC		0.039 BSC			
ссс			0.10	0.0039			



# 9.8 WLCSP 8ball (Package Code V)



Syn	nbol	٨	A1	A2	A3	b	2	e1	e2	D1	E1
Unit		A	Al	AΔ	AS	υ	e	61	62	D1 	EI
	Min	0.440	0.145	0.260		0.270					
mm	Nom	0.470	0.165	0.280	0.250 BSC	1 () 3()()	0.500 BSC	0.250 BSC	0.250 BSC	0.500 BSC	1.500 BSC
	Max	0.500	0.185	0.300	250	0.330	BSC			250	25C

Note:

1. Please contact XMC for full dimension information



# **Revisions List**

Revision NO	DESCRIPTION	Date
0.1	preliminary version	03/03/2021
1.0	1.Remove preliminary Datasheet 2.Update the sector erase time from 200 to 300ms in P99&P101	
	<ul><li>3. Change the description to "reset to default" in P89</li><li>4. Delete continuous read mode bit setting in P91</li><li>5. Change the b in P103 and A1&amp;A2 in P108</li></ul>	08/03/2022
	6. Change the parameter value of tVSL and tPUW in P93 7. Add package Code J in P103	
1.1	1. Update tERS in SFDP in P78 and AC&DC table in P99&P101	03/30/2023



### **Important Notice**

*XMC* products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, *XMC* products are not intended for applications wherein failure of *XMC* products could result or lead to a situation where in personal injury, death or severe property or environmental damage could occur. *XMC* customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify *XMC* for any damages resulting from such improper use or sales.

Information in this document is provided solely in connection with XMC products. XMC reserves the right to make changes, corrections, modifications or improvements to this document and the products and services described herein at any time, without notice.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.